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ABSTRACT 
With the rapid development of microprocessor and semiconductor technology, industry 
continues to update the requirements for power supplies. For telecommunication and 
computing system applications, power supplies require increasing current level while the 
supply voltage keeps decreasing. For example, the Intel’s CPU core voltage decreased from 2 
volt in 1999 to 1 volt in 2005 while the supply current increased from 20A in 1999 to up to 
100A in 2005. As a result, low-voltage high-current high efficiency dc-dc converters with high 
power-density are demanded for state-of-the-art applications and also the future applications.  
Half-bridge dc-dc converter with current-doubler rectification is regarded as a good 
topology that is suitable for high-current low-voltage applications. There are three control 
schemes for half-bridge dc-dc converters and in order to provide a valid unified analog model 
for optimal compensator design, the analog state-space modeling and small signal modeling 
are studied in the dissertation and unified state-space and analog small signal model are 
derived. In addition, the digital control gains a lot of attentions due to its flexibility and 
re-programmability. In this dissertation, a unified digital small signal model for half-bridge 
dc-dc converter with current doubler rectifier is also developed and the digital compensator 
based on the derived model is implemented and verified by the experiments with the TI DSP 
chip.   
In addition, although current doubler rectifier is widely used in industry, the key issue 
is the current sharing between two inductors. The current imbalance is well studied and solved 
in non-isolated multi-phase buck converters, yet few discusse this issue in the current doubler 
rectification topology within academia and industry. This dissertation analyze the current 
 iv
sharing issue in comparison with multi-phase buck and one modified current doubler rectifier 
topology is proposed to achieve passive current sharing. The performance is evaluated with 
half bridge dc-dc converter; good current sharing is achieved without additional circuitry. 
Due to increasing demands for high-efficiency high-power-density low-voltage high 
current topologies for future applications, the thermal management is challenging. Since the 
secondary-side conduction loss dominates the overall power loss in low-voltage high-current 
isolated dc-dc converters, a novel current tripler rectification topology is proposed. Theoretical 
analysis, comparison and experimental results verify that the proposed rectification technique 
has good thermal management and well-distributed power dissipation, simplified magnetic 
design and low copper loss for inductors and transformer. That is due to the fact that the load 
current is better distributed in three inductors and the rms current in transformer windings is 
reduced.   
Another challenge in telecommunication and computing applications is fast transient 
response of the converter to the increasing slew-rate of load current change. For instance, from 
Intel’s roadmap, it can be observed that the current slew rate of the age regulator has 
dramatically increased from 25A/uS in 1999 to 400A/us in 2005. One of the solutions to 
achieve fast transient response is secondary-side control technique to eliminate the delay of 
optocoupler to increase the system bandwidth. Active-clamp half bridge dc-dc converter with 
secondary-side control is presented and one industry standard 16th prototype is built and tested; 
good efficiency and transient response are shown in the experimental section. However, one 
key issue for implementation of secondary-side control is start-up. A new 
zero-voltage-switching buck-flyback isolated dc-dc converter with synchronous rectification is 
 v
proposed, and it is only suitable for start-up circuit for secondary-side controlled converter, but 
also for house-keeping power supplies and standalone power supplies requiring multi-outputs. 
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CHAPTER ONE: INTRODUCTION  
1.1 DC-DC Switching Power Converter  
Dc-dc converters are used in power electronics systems that convert system voltages 
from one dc level to another dc level.  
Today dc-dc switching power converters are very popular and prevail in the power 
supply systems market. Prior to the 1970s, a majority of commercially available power 
supplies were the linear regulator type. Figure 1.1 shows a typical block diagram of a linear 
regulator power supply [1]. The front end of the linear regulator is a 60 Hz transformer, T1, 
used to provide input electrical isolation and to step up or step down the line voltage, and this 
is followed by a full-wave bridge rectifier to convert the ac input to a dc input 
 
Figure 1.1 Typical block diagram of a linear regulator power supply [1] 
 2
 
by adding a large filtering capacitor at the input of the linear regulator. The input to the linear 
regulator, Vin, is unregulated dc and cannot be used to drive the load directly. Using a linear 
circuit that provides a stable dc output regulates the dc voltage at the output, Vo. The linear 
regulator is simple to use and provide tight control, good output voltage ripples and a low 
components count, but its main disadvantage for practical use is high power loss, hence, low 
power efficiency. 
In the early 1970s, dc-dc switch mode converters entered the market. Because of high 
power efficiencies compared with linear regulators, traditional linear regulator power supplies 
gradually replaced for medium and high power applications. Unlike linear regulators, 
switching converters use power semiconductor devices to operate in either the on-state 
(saturation or conduction) or the off-state (cutoff or no conduction). Since either state will lead 
to low switching voltage or low switching current, it is possible to convert dc to dc with higher 
efficiency using a switching regulator. Figure 1.2 shows a simplified block diagram for a 
switched mode ac-to- dc power converter with multi-output application. Compared with the 
block diagram of Figure. 1.1, a switching network and high frequency output electrical 
isolation transformer T2 are added.  
 3
 
Figure 1.2 Block diagram of a switch mode power supply with multiple outputs [1] 
 
The dc-dc switching converters can be classified as either non-isolated or isolated 
converter, depending on whether high frequency transformers are added between the power 
stage and output. The non-isolated converters have three basic topologies: buck, boost and 
buck-boost. There are also some other high order non-isolated topologies: CUK, SEPIC and 
ZETA.  
The output voltage of non-isolated fixed frequency dc-dc converters is determined by 
the duty ratio D. For the application with high input voltage level and low output level, the 
converters must operate with very small duty cycles and asymmetrical transient responses. As 
a result, transformers are added in dc-dc switching converters and therefore becoming isolated 
dc-dc topologies.  
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The conventional isolated PWM dc-dc converter structure is shown in Figure 1.3, 
which consists of three parts: PWM converter, isolated transformer and rectifier. The PWM 
converter behaves as an inverter to generate ac voltage or current which is applied to the 
transformer primary winding. The transformer delivers ac voltage or current from the primary 
side to the secondary side and provides electrical isolation. With a transformer turns ratio, the 
converter may work at a desirable duty cycle and achieve good efficiency. ac voltages or 
currents are delivered to the transformer’s secondary side, and through the rectifier, a dc 
voltage can be obtained from the output. Hence, the procedure in energy processing in a dc - 
dc converter is: dc→ac→transformer→ac→dc.  
 
T
PWM
Converter Rectifier
Vin Vout
Controller Isolation
Isolation
 
 
 
Figure 1.3 Block diagram of conventional PWM isolated dc-dc converters 
PWM converters, like the one shown in Figure 1.3, can be realized in a variety of 
state-of-the-art topologies, such as forward, flyback, two-switch forward, push pull, half bridge, 
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and full bridge. The rectifier topologies can be forward rectifier, center tapped, full bridge and 
current doubler rectifier as shown in Figure 1.4. Figure 1.5 shows the isolated dc-dc 
topologies. 
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Figure 1.4 Various types of rectifier topologies 
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Figure 1.5 Examples of isolated dc-dc topologies 
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1.2 Low Voltage High Current DC-DC Converter  
As the top largest consuming industries of dc-dc converters, telecom/datacom and 
computing systems have similar requirements for the power supplies: low voltage high current 
dc-dc conversion. Ever-higher level of integration offered by unprecedented advancement of 
semiconductor technology is enabling telecom and computing systems to incorporate more and 
more functions in increasingly smaller dimensions, which implies larger number of transistors 
on the silicon. As a result, the power level and current powering these ICs keep increasing. 
Since smaller-geometry processes drives the ICs’ operating voltage to decrease and thus less 
power consumption due to the fact that the IC power consumption is proportional to the 
operating voltage, the output voltage of the power supplies in these applications continue to be 
lower. Another trend for the power requirements in these applications is fast transient response 
since the IC operation frequency is higher and higher. For example, based on the historical data 
of INTEL CPUs, Intel’s CPU core voltage decreased from 2 volts in 1999 to 1 volt in 2005, 
while the supply current increased from 20A in 1999 to up to 100A in 2005, and the CPU 
power almost doubles around every 36 months till more than 100W today; the load current 
transient slew rate increased to 400A/us in 2005 from less than 50A/us in 1999. 
The distributed power systems (DPS) is a popular and widely-used power solution in 
industry for telecom/datacom applications because it can generate high quality output voltage, 
and has improved reliability as well as easy thermal management[86-90]. The DPS basic 
architecture is shown in Figure 1.6 and the power conversion is achieved in multi-stage. The ac 
voltage from power grid is first converted and processed to high dc voltage through an offline 
ac-dc power supply and power factor correction circuit. Then an intermediate voltage bus is 
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generated from the high dc voltage by a bus dc-dc converter and the nominal bus voltage is 
typically 48V or 12V depending on different applications [58]. This DC bus supplies power to 
the load through different DC-DC converters, located on the same board where the supplied 
circuits are connected. These DC-DC converters are normally referred as on-board converters. 
The close proximity of the DC-DC regulator to the high slew-rate load reduces distribution 
impedances permitting more precise and easier to control regulation and faster transient 
response.  
 
 
Figure 1.6 Basic architecture of a distributed power system [86] 
 
High power-density is a continual demand for power supplies in telecom and 
computing systems since reduced parasitic elements in the control loop, lower voltage drop 
across the PCB power planes and a cost savings for distribution cables and connectors are 
obtained. Therefore, power converter size is a major challenge since the power level is 
ever-increasing as discussed above. One solution is high switching frequency operation since 
Power
Factor
Correction
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Converter
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DC/DC
ConverterVac 
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the passive components’ size is smaller as the switching frequency. However, power 
dissipation of the power converter may be higher in high frequency operation, so high 
efficiency topology and control techniques are always demanded for high frequency operation. 
However the size reduction and power density improvement of the power converter also 
depend on the thermal management which implies high frequency due to narrow pinch 
between the pc boards, otherwise bulky heat sink have to be added to the system and lower the 
converter power density correspondingly. 
      For the on-board converters, it can be non-isolated or isolated dc-dc converter depending 
on the applications. The dissertation focuses mainly on the high efficiency low-voltage 
high-current isolated dc-dc converter with fast transient response for telecom and computing 
systems. As shown in Figure 1.3, isolated dc-dc converter typically consists of three part, 
primary-side topology, secondary-side rectification topology and power transformer. Among the 
primary-side topologies, push-pull, half-bridge and full bridge are suited for low-voltage 
high-current applications. Considering lower component count and overall simplicity as well as 
an additional half step-down ratio due to the input capacitors, half-bridge is a preferred 
primary-side topology candidate for on board modules. In the traditional secondary-side 
rectifiers as shown in Figure 1.4, synchronous rectifiers are always used to replace the diode in 
the rectifier topologies for low voltage applications. The center-tapped rectifier and current 
doubler rectifier are commonly used in industry for low-voltage high-current application since in 
full-bridge rectifier, there are double voltage drop across the synchronous rectifiers (SRs) and SR 
driving is floating as well as the transformer utilization is bad; the half-wave rectifier has bad 
transformer utilization and current ripple frequency of output capacitor is switching frequency. 
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Compared to full-bridge and half-wave rectifier, both center-tapped and current doubler rectfiers 
have better transformer utilization and the twice current ripple frequency on the output capacitors 
which has potential for cost reduction and power-density improvement. However, center-tapped 
is better than current doubler in terms of single inductor structure while current doubler is better 
in lower conduction loss, simple inductor and transformer design.  
1.3 Compensation for DC-DC Converter  
The objective of dc-dc converters is to deliver a stable and regulated dc output voltage 
from an unregulated dc input voltage. The pulse width modulation (PWM) regulation method 
is used in switching converters, which controls the on time of the power switch devices to 
regulate the dc output voltage. 
Based on the implementation of the PWM control method and compensator, the 
controller can be classified as either an analog controller or a digital controller. 
Power control schemes have been revolutionized over the past few decades. Compared 
with analog controllers, the digital controller is gaining more attention because of its stable 
performance, flexibility, and ability to handle more complicated control techniques.  
The advent of programmable digital signal processors (DSP) is creating thriving 
opportunities in the field of power electronics. The special architecture and high performance 
of DSP make it possible to implement a wide variety of control and measurement algorithms at 
a high sampling rate and reasonable cost. Power electronics systems are typically a complex 
combination of linear, nonlinear and switching elements. High-frequency converters add 
another dimension of complexity because of their fast dynamics.  
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Modern power electronics systems, therefore, demand the use of high-speed 
data-acquisition and real-time control. High performance DSP could meet these processing 
requirements imposed by such systems. 
1.3.1 Analog Controller for DC-DC Converter  
A typical switching power converter is shown above in Figure. 1.7 [2]. An analog 
control system provides output voltage regulation by comparing a scaled representation of the 
output voltage to a reference voltage and amplifying the difference. The “error voltage”, 
applied to an analog Pulse Width Modulator, results in a variable width driving pulse that has 
an average value equal to the desired output voltage. After power amplification by the power 
stage, driving pulses are averaged by the filter to yield a dc output voltage.  
 
 
 
 
Figure 1.7 Typical switching power converter architecture with analog controller [2] 
As a closed loop system, this circuit requires a control mechanism to ensure that the 
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gain around the loop (from output sensing back to the filter) does not exceed unity at any 
frequency where phase shift around the loop reaches 360 degrees. In addition to the built-in 
180 degrees phase shift necessary for regulation, the phase shift around the control loop is also 
caused by delays introduced by reactive elements (capacitors or inductors) and to a smaller 
degree by operational delays in amplifiers, modulators and switching devices.  
Adjustments, or compensations, for gain variation and phase shift over a range of 
frequencies is usually incorporated into error amplifier circuitry to assure that the circuit will 
be stable when operating under anticipated conditions.  
Isolation between input and output may be included in the design, but even with 
isolation, conceptually. Most power converters operate as shown in Figure 1.7.  
It is possible to incorporate digital devices, such as “micro-controllers”, into an analog 
control system like that of Figure. 1.7. A microprocessor control unit (MCU) can be set up to 
adjust and manage operation of an analog PWM (change switching frequency, for example) 
but that sort of control is still classified as an analog controlled dc-dc switching converter. 
Digital controlled switching converters are classified as a control system in which the feedback 
process is managed entirely by digital techniques. Specifically, the PWM functions, error 
signals, and compensator functions are performed in digital mode. 
1.3.2 Digital Controller for DC-DC Converter  
A digital control system, equivalent to that shown in Figure. 1.7, is depicted in Figure. 
1.8 [2]. Notice that voltage sensing, compensator and pulse width modulator functions are still 
present but appear under different names. Power switching, scaling, and filtering functions are 
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exactly the same as in the analog design shown in Figure. 1.7.  
Working back from the power switching stage, the Digital Pulse Width Modulator 
(DPWM) performs the same drive signal generation function as its analog counterpart. 
However, it does so by “calculating” and then “timing” the desired duration of ON and OFF 
periods of its output signal. In contrast, the analog PWM usually operates by triggering ON at 
a clock transition and triggering OFF when a fixed voltage “ramp” reaches a pre-set trip 
voltage. The distinction is important because it leads to many of the advantages and challenges 
associated with digital control.  
Located before the DPWM, is a “control law” processor. Typically a PI or PID style 
subsystem is used to perform the task of translating a digital representation of output voltage 
into pulse duration (duty-cycle) information used by the DPWM. It is the job of the PID 
control element to center the output voltage on a pre-set value and adjust the pulse width, in 
real-time, to provide voltage regulation. It must do so by compensating for gain and 
phase-shift factors around the control loop, as seen in the analog version. In digital systems, 
there are additional phase shift factors arising from time delays in processing the control data 
stream. The major gain and phase-shift factors present in an analog system (mostly from the 
output filter), are also present in digital mode, with calculation and A/D conversion delay 
factors added. 
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Figure 1.8 Typical switching power converter architecture with digital controller [2] 
Moving farther upstream, an Analog-to-Digital (A/D) converter produces digital data 
that represents output voltage. Each binary “word” containing upwards of 8 bits of data, is sent 
at a high clock rate to the PID control law processor. Word length and A/D reference voltages 
set the precision at which the output voltage can be maintained. In digital systems, analog 
quantities such as voltage must be represented as a range of discrete values. Spacing between 
values, or the size of each “bucket” is set by the number of data bits divided into the total 
range of voltage over which the A/D conversion stage operates.  
The digitally controlled switching power converters have the following advantages 
over traditional analog controlled converters [2-11]: 
¾ Generate flexible power switch drive waveforms with programmable relationships to 
one another 
¾ Implement sophisticated control laws 
¾ Potential space saving and less component counts 
¾ Offer precision that can counter the effects of component tolerance, parametric drift, 
aging, etc.  
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¾ Adapt to changing environmental conditions  
¾ Store data for operational purposes and/or record keeping  
¾ Communicate with the external digital world.  
However, the digital controllers have their own disadvantages: high resolution is a 
must to satisfy the converters’ tight regulation requirements and high speed is also a must in 
order to satisfy the converter dynamic requirements [7-8] [11].  These two requirements result 
in cost increase. 
Generally, there are several implementation approaches for digital controllers today, 
which include Microprocessor/DSP’s (Digital Signal Processors), FPGA (Field Programmed 
Gates Array) and Custom IC. The features of these approaches are compared as follows: 
 
DSP: 
• DSP chips can be reprogrammed;  
• The speed is generally slower than ICs;  
• Implementation is exceedingly complex for the intended application;  
• DSP is costly over custom IC design;  
• High frequency power converters have to use high performance DSP. 
FPGA: 
• FPGA can be programmed on site;  
• The processing is faster than a general purpose DSP;  
• For FPGA design there is no physical manufacturing step, which results in a very 
short design time;  
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• FPGA’s typical price is higher than DSP.  
Custom IC Design:  
• Due to physical design consideration, custom IC’s typically have better performance than 
FPGA;  
• However it results in much longer design time than FPGA since there is a layout step;  
• Custom IC design has lower price than FPGA and DSP.  
1.4 Dissertation Outline 
The dissertation consists of seven chapters.  
Chapter One briefly discusses the research background and motivation of this work. 
After introduction of the history of switch-mode dc-dc converters, the dc-dc switching 
converters are categorized as non-isolated and isolated converters. In telecom and computing 
systems, low voltage high current dc-dc converters are needed. Major trend and challenges are 
discussed for low-voltage high current dc-dc conversion and typical architecture distributed 
power systems is shown. In this chapter, traditional analog control and digital control are also 
discussed and compared, and different implementations of digital control are presented as well. 
Chapter Two focuses on the modeling and digital control of half-bridge dc-dc 
converters with current doubler rectification. Since half-bridge current-doubler dc-dc converter 
is widely used in industry and is a good topology suitable for high-current low-voltage 
applications, There’re three control schemes for half-bridge dc-dc converters and in order to 
provide a valid unified analog model for optimal compensator design, unified analog and 
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digital state-space and analog small signal model are derived respectively. A digital 
compensator is designed for half bridge dc-dc converter with current doubler rectifier and 
implemented by TI DSP chip. 
In Chapter Three, the current sharing in current doubler rectifier is discussed and 
compared with multi-phase non-isolated buck converter. Although duty cycle adjustment is 
widely used in current balancing for multi-phase buck converter, the analytic and experimental 
results show that this method can not effectively adjust the current distribution in the current 
doubler rectifier. Then a modified current doubler rectification topology is proposed to achieve 
passive current sharing without additional circuitry as duty cycle adjustment method.  
Current tripler and current N-tupler rectification topologies are proposed in Chapter 
Four for future high current applications in telecom and computing systems. The proposed 
rectification technique features good thermal management and well-distributed power 
dissipation, simplified magnetic design and low copper loss for inductors and transformer due 
to the fact that the load current is better distributed in three inductors and the rms current in 
transformer windings is reduced. The operation principle and dc analysis are presented and the 
proposed rectification topology is compared with state-of-the-art rectification topologies. 
Chapter Five discusses another major challenge in telecommunication and computing 
applications, which is the fast transient response of the converter to the increasing slew-rate of 
load current change. In isolated dc-dc converters, primary-side control is widely used in 
industry and low-speed optocoupler is commonly used for feedback signal. But typically 
optocoupler only has 10 to 30 KHz bandwidth and therefore limits the low close-loop 
bandwidth for the system resulting in slow transient response. Secondary-side control 
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technique can eliminate the delay of optocoupler to increase the system bandwidth and achieve 
fast transient response. Active-clamp half bridge dc-dc converter with secondary-side control 
is presented and one industry standard 16th prototype is built and tested; good efficiency and 
transient response are achieved.  
In Chapter Six, a novel hybrid zero-voltage-switching buck-flyback isolated dc-dc 
converter with synchronous rectification is proposed for multi-output applications. It can be 
used not only as house-keeping power supplies and standalone power supplies requiring 
multi-outputs, but also provide solution for start-up issue for secondary-side controlled 
converter. The operation modes are analyzed quantitatively and dc analysis is discussed, and 
the design guideline is also provided. 
Chapter Seven summaries the work and presents some future work. 
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CHAPTER TWO: HALF BRIDGE DC-DC CONVERTER WITH 
CURRENT DOUBLER RECTIFIER 
To further increase the processing speed and decrease the power consumption in VLSI 
(Very Large Scale Integration) circuits, the operating voltages of ICs keep decreasing with 
operation current increasing. Therefore the study of an isolated dc-dc topology suitable for low 
voltage high current applications is a must. 
Among the four conventional rectification topologies shown in Figure 1.5, current 
doubler rectifier (CDR) can minimize transformer secondary-side winding rms current and has 
good transformer utilization. Since only half of the load current flows through each output 
inductor, the thermal management and inductor magnetic design for the current doubler 
rectifier is easier than the other three counterparts. Moreover, the current doubler rectifier can 
step down more voltage than full-bridge and center-tapped rectifiers. In addition, CDR 
minimizes the number of high current interconnections that simplify secondary side layout and 
further reduce layout-related losses. Therefore, current doubler rectification is very suitable for 
low voltage high current applications [12-13]. 
For the half bridge (HB) topology, the voltage rating of switching devices is half of that 
required by push-pull and forward converters. Besides, HB has good transformer utilization, 
and the leakage inductance energy can be recycled to the input capacitors. Due to the input 
bridge capacitors, HB has an additional 1/2 voltage step-down ratio as compared with forward, 
flyback, push-pull and full bridge topologies, from the line voltage to the transformer 
primary-side. For the primary-side topology of isolated dc- dc converters, half-bridge is a good 
candidate for low-voltage applications. Since current doubler rectifier can be used with half 
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bridge topology, the half bridge dc-dc converter with current doubler rectifier is a suitable 
isolated dc-dc switching converter topology for high current low voltage applications [14].  
So far there are three control methods for half bridge dc-dc converter with current 
doubler rectifier: symmetrical control, asymmetrical (complementary) control and duty cycle 
shifted (DCS) control schemes [16], [33-35]. They all have their own advantages and 
disadvantages. When the conventional symmetric control is used for the half-bridge converter, 
its two switches operate at hard-switching with symmetric components stresses. When the 
asymmetric (complimentary) control is used, the two half-bridge switches operate at 
soft-switching, but unfortunately causing asymmetric stresses on the converter components 
which is not desirable especially for wide input voltage range. Moreover, the dc gain is not 
linear which degrades the converter performance. A recently proposed half-bridge control 
scheme, the DCS control, results in achieving soft-switching for one of the two half-bridge 
switches while maintaining symmetric duty cycle and hence symmetric components stresses. 
To analyze and design a regulated current doubler rectified half bridge (CDRHB) dc-dc 
converter, modeling is a must. For optimal analog compensator design, small signal modeling 
is always necessary. However, few literatures discussed the unified modeling of half-bridge 
dc-dc converter with current doubler rectifier, which is applicable for all three control methods 
aforementioned. In addition, recently digital control becomes a hot topic in the power 
electronics area due to the ease of re-programmability and integration and implementation of 
nonlinear control laws. Similar to the analog control, a valid digital small signal model is 
needed for optimal design of digital compensator. However, no literature has derived and 
discussed the digital small signal model for digitally regulated CDRHB. 
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In this chapter, the operation and control schemes of half bridge topology with current 
doubler rectifier is discussed. Then unified state-space model of CDRHB is derived valid for 
symmetric, asymmetric and DCS control. Based on state-space model, both unified analog and 
digital small signal models for HB dc-dc converter with CDR are developed respectively.  
2.1 Topology and Operation  
Figure 2.1 shows the half bridge dc-dc converter topology with current doubler 
rectifier.  
 
 
 
Figure 2.1 Half bridge dc-dc converters with current doubler rectifier 
 
No matter which control scheme is applied, there are three typical operation modes 
shown in Figure 2.2, supposing the converter operates in continuous conduction mode (CCM) 
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and neglecting transformer leakage energy and transient commutation [15]. In Figure 2.2, 
TR is the equivalent resistance of the reflected switches on-resistance and DCR of the 
transformer windings, 
1L
R and 
2L
R are equivalent DCR’s of inductor 1L and 2L , respectively, 
and cR is the ESR (Equivalent Series Resistance) of the output capacitor 
 
(a) Mode 1: S1 is on, S2 is off 
 
 
(b) Mode 2: S2 is on, S1 is off 
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(c) Mode 3: Both S1 and S2 are off 
Figure 2.2 Operation modes 
2.2 Unified State Space Model for HB Converter with Current Doubler Rectifier 
State space equations can be derived according to three different operation modes 
shown in Figure 2.2 in terms of uBxAx mm ⋅+⋅=
•
and xCy m ⋅= , where 
m denotes the corresponding operation mode. The state variable x  is chosen 
as [ ]TMcc iviivx 211= , input inVu = , 
T
Mcc
dt
di
dt
dv
dt
di
dt
di
dt
dv
x ⎥⎦
⎤⎢⎣
⎡=• 211 and output is the voltage across the load R .  
During the on time of switch S1, 1A and 1B are as shown in (2-1): 
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During the on time of switch S2, 2A and 2B are as shown in (2-2): 
⎥⎥
⎥⎥
⎥⎥
⎥⎥
⎥⎥
⎥⎥
⎥⎥
⎥
⎦
⎤
⎢⎢
⎢⎢
⎢⎢
⎢⎢
⎢⎢
⎢⎢
⎢⎢
⎢
⎣
⎡
+⋅−+⋅+⋅
+⋅−
+
⋅+++
−+
⋅+
−⋅−
+⋅−
+
⋅+
−+
⋅++
−
+−+⋅
=
00001
0
)(
1
)()(
0
0
)(
1
0
)(
0
10
)(
100
2222
111
2121
2 121
111
M
ccc
c
c
c
dLT
c
c
d
c
c
c
d
c
c
dL
L
RRCRRC
R
RRC
R
RRL
R
L
RR
RRRRR
L
RR
RRR
Ln
RRL
R
L
RR
RRR
L
RR
RRRR
CCCCn
A
, 
⎥⎥
⎥⎥
⎥⎥
⎥
⎦
⎤
⎢⎢
⎢⎢
⎢⎢
⎢
⎣
⎡
−
⋅=
ML
LnB
1
0
1
0
0
22 ,   2 0 0c c
c c c
R R R R RC
R R R R R R
⎡ ⎤⋅ ⋅= ⎢ ⎥+ + +⎣ ⎦
                         (2-2) 
 25
During the off time of both S1 and S2, (2-3) shows the corresponding 3A and 3B : 
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In order to obtain a unified state space averaged model [33], let the switching cycle 
beT , the on time of switch S1 and S2 are Td ⋅1 and Td ⋅2 , respectively. Then the unified 
state space averaged model for half bridge current doubler converter can be derived as follows: 
),,,( 21 dduxfuBxAx =⋅+⋅=
•
 
xCy ⋅=                                                       (2-4) 
where, 3212211 )1( AddAdAdA −−++=                            (2-5) 
3212211 )1( BddBdBdB −−++=                            (2-6) 
and 0 0c c
c c c
R R R R RC
R R R R R R
⎡ ⎤⋅ ⋅= ⎢ ⎥+ + +⎣ ⎦
                                 (2-7) 
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2.3 Unified Analog Small Signal Model for HB Current Doubler Converter  
Based on the unified state space averaged model derived in section 2.2, the analog 
small signal model is further developed in this section. In general, let ,
∧+= xXx ss  
,
∧+= yYy ss  ,
∧+= inin vVu  ,111
∧+= dDd  and
∧+= 222 dDd , 
where ssX , ssY , inV , 1D  and 2D are the steady state values of 
21,,, danddvyx in respectively, and 
∧∧∧∧∧
21,,, danddvyx in represent the small 
signal disturbances. In the steady state, 0=⋅+⋅=• inss VBXAx , then the following can be 
determined: 
inssssss VBAX ⋅⋅−= −1                                              (2-8) 
From (2-4), (2-9) can be derived as follows: 
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                     (2-9) 
Based on (2-4) and (2-8) ~ (2-9), we can conduct unified small signal analysis for 
CDRHB converters.  
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Table 2-1 
Transfer functions for analog controlled half bridge current doubler converters 
with different control schemes 
 
Control 
Scheme 
Duty Cycle 
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2.4 Unified Digital Small Signal Model for HB Current Doubler Converter  
For developing the linear time invariant (LTI) digital model of the half bridge dc-dc 
converter with current doubler rectification in Figure 2.1, the following assumptions should be 
made:  
¾ The converter operates in CCM;  
¾ inV is constant within each switching cycle; 
¾ There is no ripple in the inductors currents and output capacitor voltage. 
For simplicity, the digital model of the symmetric half bridge converter with current 
doubler rectifier will be derived first. 
Assuming that the derivation starts from the kth switching cycle, using the Forward 
 28
Euler approximation method as follows: 
dt
tdxtxtx )()()( 00 εε +≈+                                            (2-10) 
When 1 ,kT t kT d T< ≤ + converter operates in mode 1 (switch S1 is on), according to 
Forward Euler approximation, we can get  
1 1 1 1( ) ( ) ( ( ) [ ])inx kT d T x kT d T A x kT B V k+ ≈ + ⋅ ⋅ + ⋅                      (2-11) 
After reformatting (2-11), 
][)(][)( 11111 kVBTdkTxATdITdkTx in⋅⋅+⋅+≈+                      (2-12) 
When 1 21 1
1 ,
2
d dkT d T t kT d T T− −+ < ≤ + +  the converter operates in 
mode 3 (both S1 and S2 is off), so after Forward Euler approximation: 
1 2 1 2
1 1 3 1
3
1 1( ) ( ) ( ( )
2 2
[ ])in
d d d dx kT d T T x kT d T T A x kT d T
B V k
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+ ⋅
          (2-13) 
After reformatting (2-13), the following is obtained: 
1 2 1 2
1 3 1
1 2
3
1 1( ) [ ] ( )
2 2
1 [ ]
2 in
d d d dx kT d T T I T A x kT d T
d d T B V k
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− −+ ⋅ ⋅              (2-14) 
When 1 2 1 21 1 2
1 1 ,
2 2
d d d dkT d T T t kT d T T d T− − − −+ + < ≤ + + +   
converter operates in mode 2 (S2 is on), 
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When 1 21 2
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2
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in mode 3 (both S1 and S2 is off), so: 
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After reformatting, (2-18) can be written as follows: 
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Then substitute (2-12), (2-14) and (2-16) to (2-18) and neglect the terms 
including )2( ≥NT N , a state space digital model is developed as follows: 
 
),],[],[(][][][]1[ 21 ddkvkxkVTBkxTAIkx inin φ=⋅⋅+⋅+=+             (2-19) 
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In order to derive the LTI digital model, linearization of the digital model (2-19) at the 
steady state operation point is taken to obtain: 
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∧∧ ⋅= ][][ kxCky                                    (2-20) 
 
And in steady state, ,][]1[ ssXkxkx ==+ from (2-19), it can be derived as follows: 
 inssssss VBAX ⋅⋅−= −1                                            (2-21) 
The deviations in (2-22) can also be derived from (2-19) to obtain the LTI digital 
model: 
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∧∧ ⋅= ][][ kxCky                                         (2-22) 
 
Although the above derivations are based on the symmetric controlled half bridge 
current doubler dc-dc converter, the linearized digital model (2-20) is unified, and only 
different in derivatives in (2-20) according to the different control schemes. 
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Different transfer functions can also be derived based on different control schemes 
from the LTI digital model in (2-22), and they are listed in table 2-2. 
 
Table 2-2 
Transfer functions for digital controlled half bridge current doubler converters with different 
control schemes 
Control 
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For comparison, bode plot of the derived digital small signal model is depicted in 
Figure 2.3 together with bode plots of analog small signal model and discretized analog model. 
The converter’s specifications are Vin =48V, n=6, Vo=1V, Io= 50A, Co=1000 uF, Lo= 90 nH, 
and switching frequency of 400 KHz. It can be found that differences exist among these three 
models at high frequencies. Because digital systems will have additional phase shift compared 
to analog systems, a difference between the analog model and the digital model can be noticed 
at the high frequencies. Furthermore, it can be noticed that the discretized analog model starts 
to alias as it approaches half of the sampling frequency. Therefore, it can be concluded that the 
derived digital model is more valid than the other two models for digital compensator design 
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of the digitally controlled half bridge dc-dc converter. 
 
 
 
 
Figure 2.3 Bode diagrams of three converter models 
(Dot trace: analog model, dash trace: discretized analog model,  
solid trace: digital model) 
 
A digital compensator based on the digital model of the converter is designed and the 
bode plot of its loop gain is shown in Figure 2.4. A prototype with the same design 
specification is built and the close loop bode plot is shown in Figure 2.5. The experimental 
results match theoretical design and therefore verify the derived digital model. 
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Figure 2.4 Close loop gain of theoretical design 
 
 
Figure 2.5 Close loop gain of experimental result 
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2.5. Digital Control of HB DC-DC Converter with Current Doubler Rectifier 
The specifications of the half-bridge dc-dc converter prototype with current doubler 
rectification are listed as follows: 
Vin =48V, n=6, Vo=1V, Io= 50A, fsw= 400kHz, Co=500 uF, Lo= 270 nH 
Based on the small signal model of HB dc-dc converter and digital controller design 
theory, the digital controller is designed as follows:  
04364.04619.0418.1
2992.05968.02847.06113.0)( 23
23
−+−
+−−=
zzz
zzzzHc                          (2-23) 
The corresponding difference equation representation of the designed compensator is  
D [n] =1.418 D [n-1] - 0.4619 D [n-2] +0.0436 D [n-3] 
+0.6113 e[n] -0.2847e [n-1]-0.5968 e [n-2] +0.2992e [n-3]               (2-24) 
The digital compensator is implemented by TMS320F2812 DSP chip with DSP 
program with C language. A 12 bit ADC with 80 ns conversion time is set up for the digital 
controller in TMS320F2812 DSP chip. The DPWM can support 16 bit maximum resolution 
[24-27].  
The DPWM generators in the DSP chip can generate symmetrical, asymmetrical and 
DCS PWM control signals for the half-bridge power stage. 
Figure 2.6 shows the primary and secondary gate driving signals with 100ns dead time 
for HB with symmetrical control, which is generated by the DSP chip TMS320F2812. The two 
primary-side driving signals have the same duty cyle with a 180-degree phase shift, and the 
secondary-side driving signals are the complementary signals of the primary-side signals with 
a programmable dead time. In Figure 2.7, the asymmetrical primary-side gate driving signals 
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are shown with 100ns dead-time. Actually, the dead-times mentioned above are adjustable and 
programmable with DSP compensation program. 
 
Primary driving signal S1 Secondary driving signal SR1
Primary driving signal S2 Secondary driving signal SR2
 
Figure 2.6: The primary-side and secondary-side gate driving signals with 100ns dead-time in 
symmetrical control case 
 
Primary driving signal S1Primary driving signal S2
 
Figure 2.7: The gate signals with 100ns dead-time in asymmetrical control case. 
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Figure 2.8 shows the primary-side driving signals with 100ns dead-time in DCS control 
case. DCS control is used to reduce primary-side ringing of the signals. In DCS case, the two 
primary-side driving signals have the same duty cycle and shifted next to each other but with a 
fixed dead-time as compared with the traditional symmetrical control scheme. This dead-time 
is independent of the duty cycle and SR dead-time. Figure 2.9 shows the output voltage with 
significant noise and in this case the output is hard to regulate. 
    
 
Figure 2.8: The primary signals with 100ns dead time in a DCS case 
 
In the actual experiments, the close loop system was set up with the DSP-controlled 
HB power train as shown in Figure 2.10. The low-pass filter was used between the output of 
power stage and ADC input of the DSP board to filter out the switching noise. This filter also 
behaves as an anti-liaising filter for the sampling of the ADC. The protection circuit is used to 
give a voltage limit from 0 volts to 3 volts for the input signal of the DSP since that is the 
ZVS Dead time is Independent of SR Dead times and Duty cycle 
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range the DSP can accept. 
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Figure 2.9: The output voltage with significant noise 
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DSP DSK Board
(Digital
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Figure 2.10: Close loop diagram with power stage and DSP controller 
 
Figure 2.11 shows the output voltage and the gate signal for the closed-loop DSP 
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controller. In this case, the input voltage is 48 volts. It can be seen that the output voltage is 
regulated to the reference voltage of 1.5 volts, which is actually set up by the DSP program. 
The duty cycle is regulated at D=0.26, which is the calculation result of a digital PI 
compensator based on the error difference compared to the reference voltage. Figure 2.12 and 
2.13 show the transformer primary-side current at steady state. 
 
Low-side 
MOSFET 
driving 
signal
Output
voltage
 
 
Figure 2.11: The output voltage 1.5 volt and gate signal with 0.26 duty cycle at steady state 
with a DSP controller (digital PI compensator) in symmetrical control case 
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Figure 2.12: The transformer primary current waveform for symmetrical control case 
 
Low-side MOSFET driving signal
Switch node 
voltage
Transformer 
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Figure 2.13: The transformer primary-side current and switch-node voltage 
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CHAPTER THREE: CURRENT SHARING ANALYSIS 
OF CURRENT DOUBLER RECTIFIER  
With the increased output currents in both isolated and non-isolated Point-of-Load 
(POL) converters, the number of phases in a converter and the number of paralleled converters 
have been increasing. For high output current and low output voltage, the current sharing 
among paralleled channels is highly demanded, because uneven current distribution causes 
inductor saturation, thermal stresses and degraded converter performance [45-50]. Current 
sharing control with paralleled converters is generally implemented with external load sharing 
circuitry [45]. In voltage regulators (VRs) for microprocessors, multi-phase interleaved 
synchronous-rectifier (SR) buck converters are controlled by dedicated ICs with built-in 
current-sharing circuitry [45-47]. Various current sharing methods and circuitry have been 
documented and utilized in industry [45-50]. However, the original numerical analysis of the 
current sharing in multi-phase interleaved buck converters is not investigated in depth and 
open-loop current sharing steady-state models are not established in term of various 
parameters in the converters. 
For isolated dc-dc converters, the interleaving concept enables converter topologies to 
operate at increased power levels. Other benefits include: reduced input and output 
voltage/current ripples, better thermal management and improved transient response [51]. 
Current Doubler Rectifier (CDR) is a good topology for low output voltage high output current 
applications. Actually, CDR is similar to an interleaved two-phase buck converter in term of 
rectification architecture. The current sharing issue between two inductors in CDR is brought 
up and the generalized current-sharing dc model is established in [52-53].  
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In this chapter, the current sharing characteristic in an interleaved buck converter is 
analyzed and compared with the current sharing model of the CDR in isolated dc-dc converters. 
Design guidelines are provided based on numerical analyses. Furthermore, a new CDR 
topology is proposed to achieve passive current sharing without additional current sharing 
control circuitry, which is verified by mathematical model and experimental results. 
3.1 DC Current Sharing Analysis in the Interleaved Two-phase Buck Converters 
A two-phase buck converter is shown in Figure. 3.1. Assuming driving signals of the 
two channels are interleaved with 1800 phase difference, and under ideal conditions, two 
phases’ parameters are absolutely symmetric. This means filter inductance, FET on-resistance 
and inductor DCR values in channel 1 and 2 are identical. Besides, actual duty cycles for each 
channel are identical.  
In practice, the two channels of the converter are asymmetric, and even the actual duty 
cycle values of each channel may not be equal due to different driver propagation and FETs 
turn-on and turn-off delays. In this case, it is unlikely the two inductors carry equal average 
currents because of possible asymmetry parameters. dc modeling under asymmetric conditions 
will be provided thorough analytic equations below.  
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Vin
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iL2
 
Figure 3.1. Two-phase buck converter 
 
Average modeling method in [52-55] can be applied to the analysis. Assuming 
steady-state duty cycles D1<0.5, D2<0.5, and the converter modes of operation can be 
concluded in three modes as shown in Figure. 3.2 (a), (b) and (c).   
For each mode during the period, the converter can be denoted using a set of linear 
state-space equations. Corresponding to three modes of operation, three sets of state-space 
equations are expressed as (3-1), where x is the vector of state variables, u is the vector of 
independent sources; 1A , 1B , 2A , 2B , 3A  and 3B  are respective system matrices for each of the 
three switched networks.  
( 1,2,3)m mx A x B u m
• = + =                                    (3-1) 
 The state-space variables are defined as follows:  
1 2
T
CL L dvdi dix
dt dt dt
• ⎡ ⎤= ⎢ ⎥⎣ ⎦                                             (3-2) 
 43
[ ]TCLL viix 21= ;     
[ ]Tin ou V I=                                                      (3-3)  
1A , 1B , 2A , 2B , 3A  and 3B  can be derived from modes of operation in Figure. 3.2(a), (b) 
and (c), respectively. Assuming the duty cycle of the switch S1 and S2 are d1 and d2, 
respectively. The key concept in state-space averaging is the replacement of the above three 
sets of state-space equations by a single equivalent set [54] 
x Ax Bu
• = +                                                    (3-4)               
where the equivalent matrices are defined by 
1 1 2 2 1 2 3(1 )A d A d A d d A= + + − −   
1 1 2 2 1 2 3(1 )B d B d B d d B= + + − −                             (3-5)              
where, 1A , 1B are state-space matrices of Mode 1; 2A and 2B  are state-space matrices of Mode 
2; 3A  and 3B  are state-space matrices of Mode 3. All these matrices can be derived from 
Figure. 3.2 as follows: 
 
⎥⎥
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−−++−
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The steady-state solution, with dc values indicated by capital letters, is obtained by 
setting 0x
• =  
   
1X A B U−= −                            (3-6)               
Through (3-1) ~ (3-6), the steady-state dc quiescent points can be derived and the 
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inductor dc currents are:  
1 2 2 2 2 2 2
1
1 1 2 2 1 1 2 2 1 2
( ) [(1 ) ]
(1 ) (1 )
in SR onS L o
L
onS onS SR SR L L
D D V D R D R R II
D R D R D R D R R R
− + − + += + + − + − + +        (3-7) 
2 1 1 1 1 1 1
2
1 1 2 2 1 1 2 2 1 2
( ) [(1 ) ]
(1 ) (1 )
in SR onS L o
L
onS onS SR SR L L
D D V D R D R R II
D R D R D R D R R R
− + − + += + + − + − + +       (3-8)   
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Rons1 RL1
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(a) Mode 1: S1, SR2 on; S2, SR1 off 
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(b) Mode 2: S2, SR1 on; S1, SR2 off 
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Mode 3: SR1, SR2 on; S1, S2 off 
Figure 3.2. Modes of operation 
 
 To simplify the above equations, we define the equivalent resistance of phase 1 and 
phase 2, respectively: 
_ 1 1 1 1 1 1(1 )eq ch SR onS LR D R D R R= − + +                              (3-9) 
_ 2 2 2 2 2 2(1 )eq ch SR onS LR D R D R R= − + +                            (3-10) 
Equation (3-7) and (3-8) are reformed as: 
_ 21 2
1
_ 1 _ 2 _ 1 _ 2
( ) eq chin
L o
eq ch eq ch eq ch eq ch
RD D VI I
R R R R
−= ++ +                     (3-11)  
_ 12 1
2
_ 1 _ 2 _ 1 _ 2
( ) eq chin
L o
eq ch eq ch eq ch eq ch
RD D VI I
R R R R
−= ++ +                    (3-12)   
From (3-11) and (3-12), we may conclude: 
(a) Inductance and capacitance values have no effect on current sharing between two 
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filter inductors. 
(b) Current sharing can be achieved if the two channels operate under both equal duty 
cycle and balanced resistance. 
(c) Under asymmetric dc resistances ( _ 1 _ 2eq ch eq chR R≠ ), current sharing can be 
achieved by adjusting duty cycle values. Increasing duty cycle value in one channel 
leads to an increase in average current of this channel. This current sharing 
technique has been widely utilized in current sharing of VR (M)s.  
(d) To achieve balanced current sharing, duty cycles has to be adjusted to satisfy:  
_ 1 _ 2
1 2 2
eq ch eq ch o
in
R R ID D
V
−− =                         (3-13) 
3.2 Current Sharing of Current Doubler Rectifier in Isolated DC-DC Converters 
As shown above, the analytic results show that all dc parameters in an interleaved buck 
converter have effect on current sharing, and, fortunately, imbalance of average phase currents 
can be calibrated by adjusting phase duty cycles. 
Current doubler rectifier shows good performance in low-voltage double-ended 
isolated dc-dc converters, such as full bridge and push pull. In such isolated topologies, peak 
current mode control can be implemented to achieve balanced dc currents. However, for half 
bridge topology with a current doubler rectifier, peak current mode control cannot be 
implemented due to collapse of an input capacitor voltage [56]. Therefore, current sharing in 
the topology is worth investigating. Figure 3.3 shows a half bridge dc-dc converter with a 
current doubler rectifier. Compared with interleaved two-phase buck converters, the primary 
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switches are corresponding to upper switches in the buck converter.  Assuming the converter 
operates under asymmetric dc parameters and duty cycles. Transformer primary winding 
resistance is RTp and secondary winding resistance is RTs; RL1 and RL2 are inductor DCR values. 
Like in an interleaved buck converter, S1 gate signal and SR1 gate signal are complementary as 
in a channel; and S2 and SR2 gate signals are complementary in the other channel. 
Applying the same analytic method for the buck converter as described above to the 
half bridge dc-dc converter in Figure. 3.3, average currents in the three magnetic components 
can be derived: 
                                                                             
2
2
1 2
1
1 2
Ts
L
L o
Ts L L
D RR
D DI I
R R R
+ += + +                                       (3-14)               
1
1
1 2
2
1 2
Ts
L
L o
Ts L L
D RR
D DI I
R R R
+ += + +                                      (3-15)               
2 1
1 2
1 2 1 2
1 2
L L
o
M
Ts L L
D DR R
ID D D DI
R R R n
−+ += + +                           (3-16) 
where Io is the converter output current; D1 and D2 are steady-state duty cycle values for S1 and 
S2, respectively.                                                                              
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Figure 3.3 Half-bridge dc-dc converter with current doubler rectifier 
 
From (3-14) ~ (3-16), we may conclude: 
a) Current sharing is only determined by dc resistance values and steady-state 
duty cycles, while inductor inductance, transformer magnetizing inductance 
and filter capacitance have no effect on the current sharing.  
b) Only inductor DCRs, transformer secondary winding DCR and steady-state 
duty cycles determine current sharing of two channels. It is clear that 
transformer primary winding DCR, primary-side FETs’ on-resistance and 
secondary-side SRs’ on-resistance values have no effect on the current sharing.    
c) Current sharing can be achieved if two inductor DCR values are equal under 
symmetric duty cycles. If the two channels are driven symmetrically, inductor 
DCRs tolerance and layout in planner inductor design determine the current 
sharing.  
d) Under asymmetric driving or unequal inductor DCR values, dc current bias of 
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magnetizing inductance exists. In order to achieve zero dc magnetizing current 
bias, the following equation should be satisfied:  
2 1 1 2 0L LD R D R− =                             (3-17)               
e) Under asymmetric inductor DCR values, even current distribution can be 
achieved by adjusting the steady-stage duty cycle values to satisfy: 
 2 1 1 2
1 2
L L
Ts
D D R R
D D R
− −=+                          (3-18)               
f) Both (3-17) and (3-18) cannot be satisfied with certain duty cycles unless 
1 2L LR R= , which means zero dc magnetizing current and equal current 
sharing cannot be achieved by adjusting duty cycles. 
3.3 Comparison of Two-phase Buck Converters with a Current Doubler Rectifier in 
Half-bridge DC-DC Converters 
In both two-phase buck converter and current doubler rectifiers, current sharing 
depends on dc parameters and steady-state duty cycles. In buck converter, all the dc resistance 
values including switch and SR on-resistance and inductor DCRs, have effect on the current 
sharing. Besides, input voltage Vin has effect on current sharing when the two phases are 
asymmetrically driven ( 1 2D D≠ ). While in the current doubler rectifier, the current sharing 
equations become more straightforward since only the inductor DCR values determine the 
current distribution. Transformer secondary winding DCR has effect on the current sharing 
only when the converter is asymmetrically driven ( 1 2D D≠ ). Therefore, two-phase buck 
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converter is more likely to operate with asymmetric current distribution than the current 
doubler rectifier because of FETs’ on-resistance tolerance and the high temperature sensitivity. 
Current sharing techniques have to be applied to multi-phase buck converters to achieve 
balanced inductor current.  
Fortunately, as shown in (3-11) and (3-12), phase average currents are a function of 
duty cycle D1 and D2, and thus asymmetric current distribution can be adjusted to be 
symmetric by changing duty cycles. It can be noted that the first terms in (3-11) and (3-12) are 
very sensitive to duty cycle change. Thus the current distribution can be easily balanced by 
adjusting the asymmetry of steady-state duty cycles to balance the two-phase current sharing. 
In VR (M) applications, a closed-loop circuitry is implemented in a dedicated controller IC to 
balance two-phase currents.  
In the current doubler rectifier, likewise, the current sharing can be achieved under 
asymmetric DCRs. However, the adjustment effect depends on transformer secondary DCR 
values. The adjusting effect can be expressed as:     
1 2
12
1 2 1 2( )
TsL
o Ts L L
RI D D
I R R R D D
∆ = − ⋅ ∆+ + +                     (3-19) 
2 1
22
1 2 1 2( )
TsL
o Ts L L
RI D D
I R R R D D
∆ = − ⋅ ∆+ + +                     (3-20)              
It can be observed clearly from (3-19) and (3-20) that a duty cycle increase in a channel 
leads to the inductor current decrease in the corresponding channel. Therefore, the duty cycle 
adjustment direction in the half-bridge dc-dc converter with a current doubler rectifier is 
opposite to that in the two-phase buck converter. For example, if Channel 1 carries higher 
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current for some reasons, to balance the two-phase currents, in the two-phase buck converter, 
we should lower the duty cycle in Channel 1, while in the current doubler rectifier, an 
increment should be added to the duty cycle of Channel 1, and vice versa.  
Compared with the two-phase buck converter, the current change in the current doubler 
rectifier is less sensitive to duty cycle change as shown in Figure. 3.4, where asymmetric DCR 
resistance values can be assumed as:
2L L
R R= , 
1 1
%L L L LR R R R= + ∆ ⋅ , 1 %LR∆ is defined as: 
1 1
1% L L LL
L L
R R RR
R R
∆ −∆ = =                                         (3-21) 
Unequal current sharing resulting from asymmetric DCR resistance values can be 
adjusted by changing duty cycle value of Channel 1 assuming Channel 2 has a fixed duty cycle 
value ( 2D D= ). 1%D∆  is defined as:  
1 1
1%
D D DD
D D
∆ −∆ = =                                            (3-22) 
 According to (3-14) and (3-15), the adjustment sensitivity is determined by the ratio: 
Rn = RTs/RL. The higher ratio Rn, the higher regulation sensitivity can be achieved.  However, 
since the sensitivity is determined by power train design and layout, limited options can be 
made there.     
Figure 3.4 shows three curves for Rn=0.5, 1, and 2, respectively. For a typical dc-dc 
converter design, the Rn should fall in the range of 0.2-2.0. Using the best situation for the 
highest sensitivity to regulate unbalanced currents in the figure, for example Rn=2, for +40% 
inductor DCR tolerance from a nominal value, around -33% duty cycle offset is needed to be 
set to balance the current. For a symmetric half-bridge dc-dc converter, this offset is far beyond 
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what is acceptable; because asymmetric duty cycles result in uneven voltage stress across SRs 
and transformer dc magnetizing current bias.  
 
 
Figure 3.4 Duty cycle offset under asymmetric inductor DCR values (curve with highest slope: 
Rn = 0.5; curve with medium slope: Rn = 1; curve with lowest slope: Rn = 2) 
    
From Figure 3.4, it is obvious that the duty cycle adjustment in CDR is less effective to 
achieve equal current sharing than the two-phase buck converter since the duty cycle 
adjustment range is limited by maximum duty cycle value 0.5 for symmetric half bridge dc-dc 
converter. In addition, when the duty cycles are adjusted to be highly asymmetric, the 
converter voltage gain is affected and the converter operating point will shift to a worse 
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condition that is not allowed for symmetric controlled half-bridge dc-dc converters. The 
general dc voltage gain is:     
1 2
1 2( )
o
in
V D D
V n D D
= +                                                (3-23) 
Moreover, as mentioned in Section 3.2, dc current bias is unavoidable when current 
sharing is achieved under asymmetric inductor DCR values Therefore, it may not be a good 
approach to achieve current sharing by adjusting duty cycles for a symmetrically controlled 
half-bridge dc-dc converter. 
3.4 Proposed Half-bridge Current-doubler-rectifier DC-DC Topology 
with Passive Current Sharing 
As mentioned above, due to asymmetric dc resistive parameters in the two channels of 
current doubler, unbalanced dc inductor currents degrade the converter performance. A careful 
design and layout have to be done to reduce the asymmetry of current distribution.  
A half-bridge CDR dc-dc converter with passive current sharing is shown in Figure. 3.5, 
wherein, simply, an additional capacitor with low voltage rating is added in series with 
transformer secondary winding. The converter operates in the exactly same way as a 
conventional symmetric half-bridge dc-dc converter with three typical modes as shown in 
Figure. 3.6 (a), (b) and (c) respectively.  
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Figure 3.5 Half-bridge dc-dc converter with the modified 
current doubler rectifier 
The converter state-space variables are defined as:  
T
CSmCLLC
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dv
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dvx ⎥⎦
⎤⎢⎣
⎡=• 211  
1 1 2
T
C L L C m CSx v i i v i v⎡ ⎤= ⎣ ⎦ ;   
[ ]Tin ou V I=                         (3-24) 
 
A
B
Vin
C2
T
n
IoC1
1
i1 L1
C
i2 L2
RL2
RL1
RT
-
+
Rc
RSR2
Cs
Lm
im
Rons1
 
(a) Mode 1: S1 on 
 56
 
 
i1
A
B
Vin
C1
C2
L1
Lm
T
n 1
C
i2 L2
im
RL2
RL1
RT
-
+
IoRc
RSR1
sC
Rons1
 
(b) Mode 2: S2 on 
 
 
i1 L1
Lm
T
n 1
C
i2 L2
RL2
RL1
RT
-
+
IoRc
RSR1
sC
im
RSR2  
(c) Mode 3: Both S1 and S2 off 
 
Figure 3.6. Modes of operation for the proposed half-bridge 
dc-dc converter with passive current sharing 
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Employing the average modeling method aforementioned, where matrices A1-A3 and 
B1-B3 are: 
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DC current solutions for the proposed topology shown in Figure.3.5 can be derived 
according to (3-4) ~ (3-6):  
oL IDD
DI
21
2
1 +=                                                 (3-25) 
oL IDD
DI
21
1
2 +=                                                 (3-26)  
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0MI =                                                          (3-27)               
where Io is the converter output current, and D1 and D2 are steady-state duty cycle values for 
S1 and S2, respectively. Compared to the conventional symmetric half-bridge dc-dc converter, 
it is obvious that in the modified topology, current sharing is only determined by steady-state 
duty cycles, and inductor DCRs no longer have an effect on the dc current sharing any more. 
In other words, balanced current sharing can be achieved simply by keeping the steady-stage 
duty cycle values identical. It is always the case that nearly equal duty cycles can be assured 
with dedicated half-bridge controller and FET driver. Moreover, no dc bias magnetizing 
current exists in the transformer, resulting in simple design and high-efficiency of transformer. 
3.5 Experimental Results 
A prototype of HB dc-dc CDR converter is built with current sharing control loop. The 
converter operates at 36V-75V input voltage and 3.3V/20A output with switching frequency of 
200 kHz. Due to the design asymmetry, the inductor DCR values originally are not identical. 
Experimental waveforms are shown in Figure. 3.7. Without current sharing control, it can be 
observed that two inductors share unequal currents under symmetric duty cycles as shown in 
Figure. 3.7 (a). By applying current sharing control, duty cycles are adjusted to achieve equal 
current sharing as shown in Figure. 3.7(b). The asymmetric duty cycles is observed from 
transformer primary current in the figure.  
To verify the proposed topology shown in Figure 3.5, intentionally, an external resistor 
of 7.5m Ohm is added in series with inductor L1 to make DCRs more unbalanced. Under this 
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condition, for comparison, the capacitor Cs is shorted, and the converter is driven 
symmetrically with equal duty cycles. The corresponding experimental waveforms are shown 
in Figure. 3.8, where current imbalance is observed due to unequal inductor CDR values, 
which agrees with the derived equations from the steady-state model in (3-14) and (3-15).  
 
 
(a) Asymmetric inductor DCR values without current sharing control, D1 = D2 =30%, Io=20A 
 
 
(b) Asymmetric inductor DCR values with current sharing control 
 D1 =37%, D2 =23%, Io=20 A 
Figure.3.7 Conventional HB dc-dc Converter (Top two traces: two inductor currents (5A/div); 
middle trace: switch Vgs1 (20V/div); bottom trace: transformer primary current Ip (5A/div)) 
 61
 
 
Figure 3.8 Symmetric HB dc-dc converter with asymmetric inductor DCR values without 
passive current sharing (top two traces: two inductor currents (5A/div); bottom trace: switch 
Vgs1 (20V/div)) (Cs shorted, asymmetric inductor DCRs with external 7.5m ohm resistor in 
series, D1 = D2 =30%, Io=20 A) 
 
 
Figure 3.9  Proposed HB CDR dc-dc Converter (top traces: two inductor currents (5A/div); 
middle trace: switch Vds1 (20V/div); bottom trace: transformer primary current Ip (5A/div)); 
(Cs=8uF, asymmetric inductor DCRs with external 7.5m ohm resistor in series, D1 = D2 =30%, 
Io=20 A) 
 62
 
 
(a) With originally asymmetric inductor DCRs 
 
 
 
(b) With intentionally asymmetric inductor DCRs 
Figure 3.10. Proposed HB CDR dc-dc converter under asymmetric duty cycles (top traces: two 
inductor currents (5A/div); middle trace: switch Vgs1 (20V/div); bottom trace: transformer 
primary current Ip (5A/div)) (D1 =28%, D2 =32%, Io=20A) 
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An external capacitor of 8µF/10V is added in series with secondary side winding of 
transformer to verify the proposed HB CDR converter. Under symmetric duty cycle with 
external resistor of 7.5m ohm in series with L1, the experimental waveforms are shown in 
Figure 3.9. It is seen that two inductor average currents are evenly balanced even with 
asymmetric inductor DCR values. Intentionally, asymmetric duty cycle signals are applied to 
the converter, and the experimental waveforms are shown in Figure.3.10. In Figure. 3.10(a), 
the inductor DCR values keep originally asymmetric; the two-phase currents are unequal due 
to asymmetric duty cycles. Keeping the same condition of asymmetric duty cycles, a 7.5 m 
Ohm resistor is placed in series with Inductor L1, and the waveforms are shown in Figure. 
3.10(b). It can be observed that the current sharing is not affected by the inductor DCR values, 
which agrees with (3-25) and (3-26). It should be noted that the voltage stress across Capacitor 
Cs is extremely low, which reduces capacitor ESR value and cost and allows practical 
applications of the modified converter in low voltage high current power conversion.   
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CHAPTER FOUR:  
THE CURRENT TRIPLER RECTIFICATION TOPOLOGY 
In high-performance microprocessor and telecommunication applications, the system 
operation speed and integration density continue to increase, resulting in a decrease in the 
required converter supply voltage while the supply current continuously increases due to the 
increasing power level requirement. Due to the limited real estate, high-current 
high-power-density power conversion is demanded for microprocessor and telecommunication 
applications. In general, conversion efficiency and thermal management are two restrictions 
against high power density. High switching frequency operation is an effective way to improve 
power density, and topologies featuring high efficiency at high switching frequency are 
desirable. In addition, topologies with even current and thermal stresses are demanded, 
especially for low voltage and high current applications.  
Because secondary-side conduction loss dominates the overall power loss in isolated 
low-voltage high-current dc-dc converters [57-65], secondary-side topologies are desirable to 
have low conduction loss and well-distributed power dissipation to improve overall conversion 
efficiency and satisfy thermal management requirement. There are three conventional rectifier 
topologies for low voltage applications. In the forward rectifier (half wave rectifier), the 
rectifier has unidirectional utilization that causes the topology to have limited output current. 
For the center-tapped rectifier, the transformer utilization is bi-directional; however, a single 
output filter inductor is utilized to carry the whole load current. Therefore, the filter inductor 
suffers high current and thermal stresses for high current applications, resulting in bulky 
inductor size and inflexibility for footprint budget and PCB layout design. Moreover, the 
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transformer secondary windings are not efficiently utilized due to the fact that one of two 
tapped secondary windings conducts the full load current for half of the switching period 
[59-63]. Consequently, center-tapped rectifier is not well suited for high current applications. 
In the current doubler rectification topology, there are two output filter inductors, and 
each carries only half of the load current. Compared with center-tapped rectifier, the copper 
loss in inductors is reduced and inductor magnetic design is simplified since each inductor 
carries half of the load current, which results in better thermal management and design 
flexibility. In addition, the transformer utilization is improved since the transformer secondary 
winding is utilized for bi-directional currents over the whole switching cycle and the 
transformer winding carries half of the load current [59-62], [65-66]. 
    In this dissertation, a novel current tripler rectification topology is proposed for high 
current applications. An additional inductor is added in the current doubler rectifier to help 
share the load current, and each inductor carries only one-third of the load current. As a result, 
it has better power dissipation than the conventional center-tapped and current doubler 
topologies, leading to better thermal management and potentially improved power density. In 
addition, compared to the center-tapped rectifier, transformer secondary winding utilization is 
also improved and the transformer winding conduction loss is reduced.  
The next section presents steady-state operation and dc analysis for the proposed 
topology. In section 4.2, major features are discussed and design considerations are presented 
in comparison with state-of-the-art rectification topologies. The concept of the proposed 
current tripler rectifier is extended to the current N-tupler rectifier in section 4.3. Section 4.4 
shows experimental results and a conclusion is given in Section 4.5.  
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4.1 Proposed Rectification Topology 
4.1.1. Current Tripler Rectification Topology 
The proposed current tripler rectification (CTR) topology and the key steady-state 
operation waveforms are shown in Figure 4.1 and Figure 4.2, respectively. There are three 
output filter inductors and the transformer secondary side is center-tapped. Ignoring the 
leakage inductance and applying ac voltage pulse to the primary side of the transformer as 
shown in Figure 4.1. The primary ac voltage pulse can be generated by state-of-the-art 
topologies such as push-pull, half bridge and full bridge primary-side topologies.  
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Figure 4.1. Proposed current tripler rectification topology 
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Figure 4.2. Key waveforms of steady-state operation 
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The transformer turns ratio is n: 1:1 as labeled, and according to volt-second balance 
across the inductors, the output voltage is obtained in terms of duty cycle and input voltage:  
                          2 ino
D VV
n
⋅ ⋅=     (0 0.5)D≤ ≤           (4-1) 
where Vin is the input voltage, and D is the steady-state duty cycle value. The dc voltage gain 
of the above current tripler rectifier is the same for both the center-tapped and the current 
doubler rectification topologies. It can be seen, that removing either the inductor L3, or 
removing both the inductors L1 and L2 from the proposed topology, these respective 
conventional topologies can be obtained. 
  Neglecting the inductor current ripple, each inductor’s dc current is one-third of the load 
current:  
1 2 3
1
3 o
I I I I= = =                (4-2) 
where Io is the load current. This will be proven in Section 4.2. If the applied ac pulse is 
absolutely symmetrical, the dc bias of the transformer’s magnetizing current is zero: 
0MI =             (4-3)  
4.1.2. Principle of Operation 
The operation principle of the proposed current tripler rectifier can be described by four 
operation modes as shown in Figure 4.3, given that symmetrical ac pulse signal is applied to 
the primary side of the transformer. For this description of circuit operation, the following 
assumptions are made:  
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♦ The converter operates in steady state;  
♦ Components are considered ideal except otherwise indicated; 
♦ Leakage inductance Lk is neglected. 
Mode 1 (t0 < t < t1): At t0, the positive voltage Vin is applied to the primary side of the 
transformer. Switch SR1 is turned off and SR2 is on. The inductor L1 is linearly charged by 
voltage ( 2 in o
V V
n
⋅ − ), and in the inductor L1 current i1 linearly increases at the slope:  
1
1
2 in
o
V Vdi n
dt L
⋅ −
=            (4-4) 
where Vo is the output voltage and n is the transformer’s turns ratio. The inductor L3 is linearly 
charged by voltage difference between the reflected input voltage in the secondary side and the 
output voltage, and inductor current i3 is increasing with the slope: 
3
3
in
o
V Vdi n
dt L
−
=            (4-5) 
During this interval, inductor L2 is discharged by the output voltage Vo. The inductor current i2 
freewheels through output capacitor and SR2, and decreases linearly at the following slope: 
2
2
oVdi
dt L
= −                (4-6) 
Mode 2 (t1 < t < t2): The transformer primary is shorted or opened according to the 
operation and control of the primary-side topology at t1. Switches SR1 and SR2 are both on to 
provide freewheeling path for the three filter inductor currents. Three output inductors L1, L2 
and L3 are all linearly discharged by the output voltage Vo, and the three inductor currents 
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decrease at the same slope as follows:  
1
1
oVdi
dt L
= −                (4-7) 
2
2
oVdi
dt L
= −                     (4-8) 
3
3
odi V
dt L
= −                 (4-9) 
Mode 3 (t2 < t < t3): At t2, the negative voltage -Vin is applied to the primary-side of the 
transformer. Switch SR1 is on and SR2 is turned off. The inductor L1 is linearly discharged by 
the output voltage Vo, and the inductor L1 current i1 freewheels and decreases at the following 
slope: 
1
1
oVdi
dt L
= −                (4-10) 
The inductor L2 is charged by the difference voltage (
2 in
o
V V
n
⋅ − ), and the inductor current i2 
linearly increases at the slope: 
2
2
2 in
o
V Vdi n
dt L
⋅ −
=              (4-11) 
The inductor L3 is linearly charged by the difference voltage ( in o
V V
n
− ), and i3 increases with 
the slope:  
3
3
in
o
V Vdi n
dt L
−
=                (4-12) 
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Mode 4 (t3 < t < t4): At t3, the transformer primary side voltage becomes zero, and it 
repeats the same freewheeling mode as described in Mode 2 until the time instant t4. The three 
inductor currents decrease with the same slope as: 
1
1
oVdi
dt L
= −                  (4-13) 
2
2
oVdi
dt L
= −                  (4-14) 
3
3
odi V
dt L
= −                    (4-15) 
The operation mode goes back to Mode 1 after this mode, and a new switch cycle starts. 
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<Mode 1> 
 
 
 
<Mode 2> 
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<Mode 3> 
 
 
< Mode 4> 
Figure 4.3. Equivalent circuits of operational modes 
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4.1.3. DC Analysis of the Proposed Topology 
By applying the averaged state-space modeling method [67-69], the state-state dc analysis 
is presented for the design guidelines of the topology.  
Before deriving the averaged state-space model, the following assumptions are made: the 
transformer leakage inductance is neglected, the transformer magnetizing inductance is 
referred to the primary-side, and the converter operates in CCM mode due to synchronous 
rectification. RSR1, RSR2 are the on-resistance of the switches SR1 and SR2 respectively; RL1, RL2 
and RL3 are the DCR values of inductors L1, L2 and L3 respectively; RT is the dc resistance of 
the transformer windings, RC is the ESR (Equivalent Series Resistance) of the output capacitor.  
For each operation mode as described above and shown in Figure 4.3, there is a set of 
corresponding linear state space equations to represent it. Considering Mode 2 and Mode 4 to 
have the same state space representation, there are three sets of state space equations as 
expressed in (4-16), where x  is the vector of state variables, u is the vector of independent 
sources that include input voltage and output current sources; A1, B1, A2, B2, A3 and B3 are 
respective system matrices for each of the three switched networks.  
( 1,2,3)m mx A x B u m
• = + =                         (4-16) 
The state-space variables are defined as follows:  
[ ]1 2 3= TM cx i i i i v ; 
31 2
T
CM di dvdi di dix
dt dt dt dt dt
• ⎡ ⎤= ⎢ ⎥⎣ ⎦ ;  
[ ]Tin ou V I=                       (4-17) 
 75
     The key concept in averaging the state-space model is the replacement of the above 
three sets of state-space equations by a single equivalent set [D11- D13]: 
                     x Ax Bu
• = +                                  (4-18)               
where the equivalent matrices are defined by 
1 1 2 2 1 2 3(1 )A d A d A d d A= + + − − ,  
1 1 2 2 1 2 3(1 )B d B d B d d B= + + − −                                           (4-19)                
where, A1, B1 are state-space matrices of Mode 1; A2 and B2 are state-space matrices of Mode 3; 
A3 and B3 are state-space matrices of Mode 2 and Mode 4.; d1 and d2 are the duty cycle values 
of the primary positive and negative input pulse signal, respectively. 
The steady-state solution, with dc values indicated by capital letters, is obtained by setting 
0,x
• =  
1X A BU−= −               (4-20) 
Through (4-16) ~ (4-20), the steady-state dc quiescent points can be derived and the dc 
currents of magnetic components are: 
32 1 1 2 2 1 1 2
1 2 1 2 1 3 2 3 1 2 1 2 1 3 2 3
2 L oL L L L
M
L L L L L L L L L L L L
R ID D R R D R D RI
D D R R R R R R D D R R R R R R n
⎛ ⎞− −= ⋅ + ⋅ ⋅⎜ ⎟+ + + + + +⎝ ⎠
    (4-21) 
2 3
1
1 2 1 3 2 3
L L
o
L L L L L L
R RI I
R R R R R R
= ⋅+ +                          (4-22) 
1 3
2
1 2 1 3 2 3
L L
o
L L L L L L
R RI I
R R R R R R
= ⋅+ +                          (4-23) 
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1 2
3
1 2 1 3 2 3
L L
o
L L L L L L
R RI I
R R R R R R
= ⋅+ +                       (4-24) 
where Io is the converter output current; D1 and D2 are the steady-state duty cycle values of d1 
and d2, corresponding to the primary positive and negative pulses, respectively. It is noted that 
the current sharing depends on the inductor DCR values. If three inductors are designed to 
have identical inductance and DCR values, i.e., 1 2 3L L LR R R= = , (4-21) ~ (4-24) can be 
rewritten as follows: 
2 1
1 2
o
M
ID DI
D D n
−= ⋅+                                                    (4-25) 
1
1
3 o
I I= ⋅                                         (4-26) 
2
1
3 o
I I= ⋅                                           (4-27) 
3
1
3 o
I I= ⋅                                         (4-28) 
      From (4-21) ~ (4-24), we may conclude: 
[a] Transformer primary winding DCR, and the on-resistance of both primary-side and 
secondary-side switches have no effect on the dc current bias.  
[b] Capacitance and inductance of the converter have no impact on the dc steady-state 
solutions. Actually, capacitance and inductance values only affect voltage and current 
ripples. 
[c] When the three inductors have identical DCR values, each inductor carries one third of 
the load current, and even current distribution can be achieved. 
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4.2 Features and Design Considerations 
4.2.1. Major Features and Comparison with Conventional Rectification Topologies 
The proposed current tripler rectification topology can be used with double-ended 
primary-side topologies such as push-pull, half bridge and full bridge. There is no difference 
between the current tripler rectifier and the conventional center-tapped and current doubler 
rectifiers in terms of the control and operation of the primary-side topologies. In addition, the 
driving signals for the secondary-side synchronous rectifiers (SRs) are identical to those for the 
conventional center-tapped and current doubler rectifiers.  
In the proposed topology, there are three output inductors evenly sharing the load current 
and thus the current stress is relieved in high current applications. As a result, the inductors 
design is simplified and better thermal management can be achieved.  
A detailed comparison between the proposed topology and the conventional center-tapped 
and current-doubler rectifiers is shown in Table 4.1. For fair comparison, assume that three 
rectifiers operate with the same switching frequency and have the identical input and output 
voltages, as well as equal load currents and output ripple currents. Current values in Table 1 
are not reflecting the effect of the ac components in the inductor currents for the purpose of 
simplicity. 
From Table 4.1, it is noticed that the proposed current tripler rectifier has the same dc 
voltage gain as the center-tapped and current doubler rectifiers, and as a result, the steady-state 
duty cycle values are also identical. In addition, the rms current and voltage stress of 
synchronous rectifiers are identical. As mentioned above, the driving signals for the 
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synchronous rectifiers are also the same. Therefore, the design of the primary-side circuits, 
transformer and synchronous rectifiers are the same for the three compared rectification 
topologies.  
  The inductor currents in the proposed current tripler rectifier are only one-third of that in 
the center-tapped rectifier, while the individual inductor currents in the current doubler rectifier 
are half that of in the center-tapped rectifier. However, to achieve the same output ripple 
current, the filter inductance in the current doubler rectifier need to be doubled, and the filter 
inductance in the current tripler rectifier need to be tripled as shown in Table 4.1. One of the 
distinct features of the proposed current tripler rectifier is its better current distribution and 
possible lower power dissipation across the power train, which alleviates difficulties in thermal 
management and packaging for high current applications. This also leads to potentially 
increased power density.  
Since the load current is evenly shared by three independent output inductors as shown in 
Table 1, the proposed topology has the lowest total inductor copper loss as compared with the 
center-tapped and the current doubler rectifier given identical dc resistance for each inductor. 
Another advantage of the proposed rectification technique is the simpler magnetic design for 
inductors because of the reduction in the inductor current.  
Besides, the current tripler rectifier has better transformer utilization and lower 
transformer winding conduction loss than the center-tapped rectification in that the secondary 
winding in the proposed rectifier is used all over the switch cycle and only carries partial load 
current when conducting. As shown in Table 4.1, transformer secondary winding rms current 
in the current tripler rectifier is also lower than that in the center-tapped rectifier. 
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Also, the addition of the third inductor is a benefit to PCB layout design and power 
density improvement. Since the physical size of the magnetic core is proportional to the energy 
stored in it ( 21
2
I L ), the total volume of three inductors should be the same as that of the 
current doubler rectifier and the center-tapped rectifier. For discrete magnetics approach, the 
individual inductor size is reduced, which makes PCB layout design more flexible. Further 
converter size reduction can benefit from integrated magnetics and correspondingly increase 
the power density.  
Therefore, compared to the center-tapped rectifier and the current doubler rectifier, the 
proposed current tripler topology has high current capability, well-distributed power 
dissipation and good thermal management for high current applications.   
 
4.2.2. Design Considerations 
   As shown in (4-22) ~ (4-24), the analytic results show that the three inductor DCR values 
in the proposed rectification topology have effect on the current sharing. Inductor L1 and L2 
should be designed to be identical in term of inductance and DCR values as in the current 
doubler rectifier. Although the optimal design is to keep three inductor DCR and inductance 
values identical, the inductor L3 is allowed to have different inductance and DCR values from 
the inductor L1 and L2. In this case, the inductor current distribution can be analyzed. Figure 
4.4 shows the current sharing under different RL3 value, where three inductor DCR values are 
assumed as 1 2L L LR R R= = , 3 3(1 %)L L LR R R= + ∆ ⋅ . Inductor current distribution can be 
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described as: 11%
o
II
I
= , 22%
o
II
I
=  and 33%
o
II
I
= . It is clear that the inductor L1 and L2 share 
identical current, and the inductor L3 current depends on the DCR values. As shown in the 
Figure 4.4, when the inductor L3 is designed identical to L1 and L2, three output inductors 
evenly share the load current. In practical design, the current distribution in three inductors is 
also affected if the secondary-side winding resistance of transformer is close to DCR values of 
output inductors. 
According to the steady-state analysis results aforementioned, the inductance value of the 
three output inductors has no effect on the current sharing, and it only affects the current ripple 
as shown in (4-29) ~ (4-31). From Figure 4.2, it is shown that inductor currents of L1 and L2 
are interleaved with 180o phase difference with the current ripples at the switching frequency; 
while the third inductor L3 operates at twice the switching frequency. As a result, the 
inductance values of three output inductors don not have to be identical. However, for optimal 
design and good circuit symmetry, the inductance value of L1 and L2 are suggested to be equal, 
and a different inductance value can be selected for L3 to meet the total output current ripple 
requirement while current sharing can still be achieved. Individual inductor current ripples are 
shown as follows:   
 
1
1
(1 )
P P
oVI D T
L−
∆ = ⋅ − ⋅                               (4-29) 
                          
2
2
(1 )
P P
oVI D T
L−
∆ = ⋅ − ⋅                              (4-30) 
3
3
(1 2 )
2P P
oVI D T
L−
∆ = ⋅ − ⋅ ⋅⋅                            (4-31) 
where 1P PI −∆ , 2P PI −∆ , 3P PI −∆  are the peak-to-peak current ripple values of inductor L1 , L2 and 
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L3 respectively, T  is the switching period, and D  is the steady-state duty cycle value. The 
total output current ripple p pI −∆ in terms of three inductance values is: 
                     
1 2 3
(1 2 ) 1 1 1( )
2
o
p p
V T DI
L L L−
⋅ ⋅ − ⋅∆ = ⋅ + +                     (4-32) 
To achieve the same output current ripple as those in the center-tapped and the current 
doubler rectifiers, the three output inductors can be selected in many ways. One option is to 
design each inductor to have an identical inductance value, i.e., 1 2 3 3L L L L= = = (L is the 
output inductance value of the center-tapped rectifier). The total output current ripples for the 
three rectification topologies are shown in Table 4.1.  
The inductor peak current, which is the addition of the inductor dc current and half of the 
peak-to-peak current ripple, is used to design the inductor. In the optimally designed current 
tripler rectifier, the three inductors peak currents are presented in (4-33) ~ (4-35). 
1
1
1 (1 )
3 2peak
o
o
VI I D T
L
= ⋅ + ⋅ − ⋅⋅                    (4-33) 
                          2
2
1 (1 )
3 2peak
o
o
VI I D T
L
= ⋅ + ⋅ − ⋅⋅                   (4-34) 
  3
3
1 (1 2 )
3 4peak
o
o
VI I D T
L
= ⋅ + ⋅ − ⋅ ⋅⋅                    (4-35) 
where 1peakI , 2peakI , 3peakI  are peak current values of inductor L1 , L2 and L3 respectively. 
Equation (4-25) shows that if the transformer primary side ac signal is symmetrical (i.e., 
D1=D2) and the circuitry is optimized to be symmetrical ( 1 2L LR R= ), there’s no dc bias in the 
transformer magnetizing current. Otherwise, dc bias of magnetizing current exists and should 
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be estimated based on (4-21) when designing the transformer.  
Considering the proposed topology is more desirable for low voltage and higher current 
application where the synchronous rectifiers (SRs) are utilized, only continuous conduction 
mode (CCM) exists due to bi-directional conduction of SRs in this case. All the above analysis 
and design are based on this assumption. 
In some applications where synchronous rectification technique is not applied, the three 
output inductor currents can become discontinuous and the converter operates in discontinuous 
mode (DCM). In the boundary between CCM and DCM where inductor currents become zero 
at the end of switching cycle, the inductor peak to peak current ripple is two times that of 
inductor dc current: 
                       2
P PL L
I I−∆ = ⋅                                  (4-36) 
Based on the dc analysis result of section II as shown in (4-22) ~ (4-24) and individual current 
ripple values in (4-29) ~ (4-31), the critical inductance value can be derived in (4-37) ~ (4-39) 
in order to maintain CCM which is assumed throughout the analysis. 
1 2 1 3 2 3
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2 3
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V D D R R R R R RL
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where f is the converter switching frequency; D is the steady-state duty cycle value of d1 and d2 
corresponding to the primary positive and negative pulses, respectively. 
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If output inductor design is optimized to have identical inductance and DCR values, 
i.e., 1 2 3L L LR R R= = , (4-37) ~ (4-39) can be further simplified as follows: 
1
3 (1 )in
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o
V D DL
n f I
⋅ ⋅ ⋅ −= ⋅ ⋅                                                 (4-40) 
2
3 (1 )in
crit
o
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n f I
⋅ ⋅ ⋅ −= ⋅ ⋅                                        (4-41) 
3
13 ( )
2in
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o
V D D
L
n f I
⋅ ⋅ ⋅ −
= ⋅ ⋅                                    (4-42) 
4.3 Derivative Topologies 
The proposed current tripler rectification concept can be extended to the current 
quadrupler rectifier topology as shown in Figure 4.5. Figure 4.6 shows the current quadrupler 
rectifier’s key waveforms for steady-state operation. The operation modes can be analyzed 
under the same assumptions aforementioned. At t0, the positive voltage Vin is applied to the 
primary side of transformer. Switch SR1 is turned off and SR2 is on. The inductor L1, L3 and L4 
are linearly charged; inductor L2 is discharged by the output voltage Vo. The transformer 
primary is shorted or opened according to the operation and control of the primary-side 
topology at t1. Switches SR1 and SR2 are both on to provide freewheeling path for the four 
filter inductor currents. Three output inductors L1, L2, L3 and L4 are all linearly discharged by 
the output voltage Vo. At t2, the negative voltage -Vin is applied to the primary-side of the 
transformer. Switch SR1 is on and SR2 is turned off. The inductor L2, L3 and L4 are linearly 
charged while inductor L1 is discharged by the output voltage Vo. At t3, the transformer primary 
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side voltage becomes zero, and it repeats the same freewheeling mode as described in Mode 2 
until the time instant t4. The operation mode goes back to Mode 1 after this mode, and a new 
switch cycle starts. 
Like the current tripler rectifer, it is observed that the four individual inductors evenly 
share the load current and the transformer secondary side winding carries partial load current 
in the current quadrupler rectifier. So it has even higher current capability and better thermal 
management than the current tripler topology. Since each inductor current is only one-fourth of 
load current, the inductor magnetic design is further simplified than that in the current tripler 
rectifier. However, the transformer design is more complex since there are three secondary 
windings. As a result, there is always a trade-off in selection of rectifier topologies.  
In general, the proposed current tripler rectification concept can be extended to the current 
N-tupler rectifier as shown in Figure 4.7. There are (N-1) transformer secondary-side windings 
and N inductors in the current N-tupler rectification topology. Each inductor evenly shares 1
N
 
load current, leading to more evenly distributed power dissipation over the power train and 
therefore easier power management. As a matter of fact, current doubler and current tripler 
rectifiers are particular examples of the current N-tupler topologies where N is two and three, 
respectively. 
Similar to the current tripler rectifier, the inductor magnetic design is simplified due to 
the reduction of the dc bias current. Besides, it still has the same control and operation of 
primary side topology as conventional current doubler rectifier without any complexity 
increase in driving circuitry for SRs. However, the current N-tupler rectifier becomes 
impractical for higher current output when N is larger than four because there are too many 
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filter inductors and secondary-side windings for the transformer resulting in complicated 
transformer structure as shown in Figure 4.7. 
 
Figure 4.4. Inductor current sharing under different inductor DCR values 
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Figure 4.5. Current quadrupler topology 
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Figure 4.6. Key operation waveforms of current quadrupler topology 
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Figure 4.7. Current N-tupler topology 
 
4.4 Experimental Results 
An experimental prototype of the symmetrical half bridge dc-dc converter with the 
proposed current tripler rectifier is built as shown in Figure 4.8 with the nominal input voltage 
48V, output voltage 1.2V, and maximum load current of 45A. In the prototype, Si7456 is used 
for two main switches S1 and S2 of the primary-side half bridge converter, and Si7868 is used 
for the secondary-side synchronous rectifier SR1 and SR2, two in parallel each side. Core 
ER14.5/3F3 is selected as the planar transformer with turns ratio of 12:1:1. The converter runs 
at the switching frequency of 211 kHz. Each output inductor has an inductance value of 0.8 µH 
and DCR value of 0.588 mΩ. 
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The experimental waveforms of the proposed topology are shown in Figure 4.9, and it is 
observed that the load current is evenly distributed in the three inductors. Removing the 
inductor L3 from the proposed topology, the converter becomes the conventional half bridge 
dc-dc converter with the current doubler synchronous rectifier. Figure 4.10 compares the 
efficiency curves between the proposed CTR rectifier and the conventional current doubler 
rectifier at Vin= 48V, which are measured with the same primary-side half bridge dc-dc 
converter respectively. It can be noticed that the current triper rectifier achieves up to 1.5% 
efficiency improvement over the current doubler rectifier at 45A load, which verifies that the 
proposed topology is advantageous over the conventional current doubler rectifier. Noting that 
the efficiency improvement increases with the load current in Figure 4.10, it verifies that the 
proposed current tripler rectifier is more suitable for high current applications than the current 
doubler rectifier and significant efficiency improvement is expected for higher output current. 
4.5 Conclusions 
In this chapter a novel current tripler rectification topology is proposed for high current 
applications. Theoretical analysis, comparison and experimental results verify that the 
proposed rectification technique has good thermal management and well-distributed power 
dissipation, simplified magnetic design and low copper loss for inductors and transformer due 
to the fact that the load current is better distributed in three inductors and the rms current in 
transformer windings is reduced. Therefore, the proposed current tripler rectifier is a good 
candidate topology for secondary-side rectification for high current isolated dc-dc converters.  
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Figure 4.8. Experimental prototype 
i1
i3
i2
Transformer primary voltage
 
Figure 4.9. Experimental waveforms for Vin =48V, Io=10A (Top three traces: inductor currents 
(2A/div); bottom trace: transformer primary voltage (20V/div)) 
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Figure 4.10. Efficiency comparison for Vin =48V. 
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Table 4-1. Current tripler rectifier comparison with center-tapped and current doubler rectifiers 
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CHAPTER FIVE: HIGH-EFFICIENCY ISOLATED DC-DC CONVERTERS WITH 
FAST TRANSIENT RESPONSE 
There are many classifications for dc-dc converters, for example, it can be classified 
as non-isolated and isolated converters depending on whether there’s dielectric isolation 
between the input power and output power, where a high-frequency transformer is used for 
such isolation. Based on the location of the PWM controller, the isolated dc-dc converters 
can be divided into two categories: primary-side controlled power converters and 
secondary-side controlled power converters. If the controller is in the primary side of 
converter, this converter is called primary-side controlled converter; if the PWM converter 
have the common ground with secondary-side circuitry, the converter is defined as 
secondary-side controlled power converter. 
The primary-side control is a popular approach in industry due to its simplicity and 
low cost as well as long-time design experience. But as technologies advances, especially 
in microcomputer and computing system applications, fast transient response is demanded 
with high efficiency power conversion. In such applications requiring fast transient 
response, secondary-side controlled power converters are gaining popularity over their 
primary-side controlled counterparts, since no opto-coupler is introduced into the feedback 
control loop for secondary-side control, and thus higher system bandwidth and fast 
transient response can be achieved[70-71]. However, start-up is a key issue for applying 
secondary-side control and extra circuitry is needed to provide a bias voltage for 
secondary-side PWM controller during the start-up process. This chapter will discuss a 
high-efficiency dc-dc converter with secondary-side control for fast transient response 
requirement and a novel topology which can be a solution for the start-up issue is presented 
in the Chapter 6. 
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5.1 Demo Y Topology and Operation 
Figure. 5.1 shows the active-clamp half-bridge dc-dc converter with current doubler 
rectification and its key steady-state operation waveforms is shown in Figure. 5.2 [72]. 
Capacitor Cj1, Cj2, Cj3 and Cj4 are the junction capacitors of MOSFET S1, S2, S3 and S4 
respectively; Lk is the leakage inductance of the transformer. All components are ideal 
unless otherwise indicated. 
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Figure 5.1 The active-clamp half-bridge dc-dc converter with current doubler rectifier. 
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Figure 5.2 Key operation waveforms for the proposed active-clamp half-bridge with 
current doubler rectifier. 
 
The operation modes analysis can be descried by eight modes as follows and the 
main equivalent operation modes are shown in Figure. 5.3:   
Mode 1 ( 1 2t t t< < ): Initially, it is assumed that S1 was conducting and S3 was 
turned on with Zero-Current-Switching (ZCS). At 1t t= , S1 is turned off, causing the 
primary current ip to charge the junction capacitance Cj1 and discharge Cj2. When the 
voltage across Cj1 is charged to half of input voltage Vin, the leakage inductance current 
will flow through S3 and the body diode of S4 creating the ZVS condition for S4 to be 
turned on. Since leakage current does not flow through junction capacitor Cj1 and Cj2 after 
they are charged/discharge to 1/2Vin, the ringings, which is normally found in conventional 
half-bridge topology, are not presented in the proposed circuit due to the clamping of S3 
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and S4 branch. Considering the fact that the transformer is shorted, the leakage current 
continues to freewheel. 
Mode 2 (t2<t<t3): At t2, S4 is turned on with ZVS. Since the transformer is 
shorted and the voltage across S3 and S4 is negligible, the leakage current keeps 
freewheeling through S3, S4 and the transformer primary winding.  
Mode 3 (t3<t<t4):  At t3, both MOSFETs are off, the current through leakage 
inductor begins to charge Cj1, Cj3 and Cj4 and discharge Cj2. When Vds of S2 drops to 
zero, the body diode of S2 conduct carrying all the leakage current and charging for Cj1, 
Cj3 and Cj4 is finished. The current though leakage inductor should be big enough so that 
voltage across S2 is able to drop to zero to obtain ZVS condition for S2 to be turned on.  
Mode 4 (t4<t<t5): At t4, S2 is turned on with ZVS. Power is delivered from 
primary side to secondary side.  
Mode 5 (t5<t<t6): Prior to t5, S4 is turned on with ZCS. At t5, S2 is turned off. 
Similarly, Cj1 and Cj2 is discharged and charged respectively so that Vds of S2 rise to 
1/2Vin. Then the leakage current flows through S4, body diode of S3 and transformer. As a 
result, the ringings are eliminated since no current flows through junction capacitor of the 
power MOSFET S1 and S2 
Mode 6 (t6<t<t7): This mode is similar with Mode 2. The leakage current keeps 
freewheeling through S3, S4 and transformer primary winding.  
Mode 7 (t7<t<t8): At t7, both S3 and S4 are turned off, the leakage current 
charge/discharge S2 and S1.  
Mode 8 (t8<t<t1): At t8, S1 is turned on with ZVS. The converter delivers power 
from the primary side to the secondary side. One whole switching period is finished. 
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 98
 
 
S1 D1
D2
i1
i2
A
B
L1
L2
C b
1
C b
2
V i
n
Cj1
Cj2
Lk
Cj4Cj3
S3 Co
R
-
+
S4
S2
 
<Mode 5> 
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<Mode 8> 
 
Figure 5.3 Operation mode for the active-clamp half-bridge CDR topology 
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5.2 Experimental Results 
In order to meet fast transient response requirement, secondary-side control is 
applied to the proposed active-clamp half-bridge dc-dc converter with current doubler 
rectifier. A prototype is built as shown in Figure. 5.4 and the prototype schematics is 
presented in Figure. 5.5. The prototype is fabricated as standard 16th brick by DOSA, and 
its specification is as follows: the input voltage 36~75 V with nominal voltage 48V, output 
voltage 1V, and maximum load current of 30A. In the prototype, Si7810 is used for two 
main switches S1 and S2 of the primary-side half bridge converter, Si7220DN is used for 
two auxiliary switches S3 and S4 and Si7868 is used for the secondary-side synchronous 
rectifier SR1 and SR2, two in parallel each side. Core ER14.5/3F35 is selected as the planar 
transformer with turns ratio of 6:1. The converter runs at the switching frequency of 450 
kHz. Core ER9.5/3F35 is selected as the planar inductors with an inductance value of 0.26 
µH. LM5033 is selected as secondary-side PWM controller, LM5101 is the driver for 
primary switches S1 and S2 and LTC 4440 is the driver for two auxiliary switches S3 and S4,  
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Figure 5.4 Experimental prototype 
 
 
 
 
Figure 5.5 Prototype schematics 
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Figure. 5.6 shows the experimental waveforms for VB and Ip, and it can be seen that 
the waveform is very clean and aggress well with theoretical analysis. The driving 
waveforms are shown in Figures. 5.7 and 5.8, where it can be found that the driving is very 
simple for the proposed active-clamp half-bridge dc-dc converter with current doubler 
rectification. 
Efficiency is measured for different input line voltage of 36V and 48V respectively 
and good efficiency is achieved and shown in Figure 5.9. The infrared thermal picture is 
taken for the prototype operating at 450 kHz with fan and without fan under 48 V input 
voltage and 30 full load conditions as shown in Figure 5.10 (a) and (b). Good thermal 
performance is observed. 
 
 
Figure 5.6 Experimental waveforms for Vin=48V and Io=0A 
(Top trace: VB (20V/div), Bottom trace: Ip (2A/div)) 
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Figure 5.7 Driving waveforms for S1 and SR2 (5V/div) 
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Figure 5.8 Driving waveforms for S1 and S4 (5V/div) 
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Figure. 5.9 Efficiency curves for different line input voltage. 
(Top curve: Vin =36V, Bottom curve: Vin =48V) 
 
 
 
 
(a) with fan 
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(b) without fan 
 
Figure 5.10 Infrared thermal picture under condition: 
Vin= 48V, Vo=1V, Io= 30A, fs=450 kHz 
 
In order to evaluate the transient response, close-loop frequency response of the 
prototype is measured by Model 200 Analog Network Analyzer from AP instruments. As 
shown in Figure. 5.11, the bandwidth is 58 kHz and phase margin is 25 degree, which is a 
little bit low. Transient response is recorded in Figure. 12: for the step-up load change from 
5 A to 25 A with a slew rate of 170 A / us, and the undershoot is 240 mV with 25 us settling 
time; for the step-down load change from 25 A to 5 A with a slew rate of 400 A/us, the 
overshoot is 260mV with 25 us settling time. Good transient response is observed with 
good efficiency under secondary-side control. 
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Figure 5.11 Close-loop bode plot before optimization 
under the condition: Vin=36 V and Io=5A 
 
To further improve the transient response, further compensation optimization is 
undertaken. The optimized system’s close-loop frequency response is tested and shown in 
Figure. 5.13. The bandwidth is very high, increased to 80 kHz and phase margin is very 
good, which is 70 degree. Based on the frequency response parameters, better transient 
response is expected.  
Figure 5.14 shows the transient response test results after the prototype is 
optimized: for the step-up load change from 5 A to 25 A with a slew rate of 170 A / us, the 
undershoot now is reduced to 170 mV with 20 us settling time, which is also shorter; for 
the step-down load change from 25 A to 5 A with a slew rate of 400 A/us, the overshoot is 
180mV with 20 us settling time. Better transient response is achieved after optimization as 
expected. 
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Figure 5.12 Initial transient response test for Vin=36 V  
(Step-up load change from 5A to 25 A and step-down load change from 25A to 5 A) 
 
Figure 5.13 Close-loop bode plot after optimization 
under the condition: Vin=36 V and Io=5A: 
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Figure 5.14 Transient response test after optimization for Vin=36 V  
(Step-up load change from 5A to 25 A and step-down load change from 25A to 5 A) 
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CHAPTER SIX: ZERO-VOLTAGE-SWITCHING 
BUCK- FLYBACK ISOLATED DC-DC CONVERTER WITH 
SYNCHORNOUS RECTIFICATION 
The conventional flyback converter has long been attractive due to its multi-output 
capability with cross regulation and relative simplicity as well as low cost, compared to 
other topologies used in low power applications [73-82]. However, the hard switching 
operation and leakage-inductance-related ringing result in high switching, ringing losses 
and EMI noise. In addition, it needs additional windings and rectifiers for multi-output 
applications as shown in Figure 6. 1.   
Many flyback derived topologies have been developed to improve the performance of 
the traditional flyback converters [73-81]. Among them, resonant flyback converters were 
proposed to reduce switching losses and EMI noise at the expense of the voltage and/or 
current stress increase and high conduction loss [73-74]. Moreover, similar to traditional 
flyback converters, extra windings and rectifiers are needed for multi-output applications. 
An active-clamp flyback converter can achieve zero-voltage-switching (ZVS) for 
switches and therefore reduce EMI noise, but it still has high voltage stress across the 
primary switches and secondary rectifier [75-77]. It has the same problem as traditional 
flyback converters when applied to multi-output cases, where more windings and rectifiers 
have to be added for additional outputs. Figure 6.2 shows the active-clamp flyback 
converter with multiple outputs. 
Asymmetrical half bridge (AHB) flyback converter [78-81] gained popularity recently, 
since it can lower the switch voltage stress and achieve ZVS with low EMI noise. However, 
for the applications requiring two isolated outputs, for example, a standalone housekeeping 
power supply, two transformer windings are required to supply two channels of output as 
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shown in Figure 6.3. In addition, control isolation is regularly required to close the 
feedback loop when precisely regulating one of the two outputs and to provide isolation 
between the primary side and secondary side.  
In this chapter, a new zero-voltage-switching buck-flyback isolated dc-dc converter 
with synchronous rectification is proposed. This topology can provide two isolated outputs 
without additional transformer windings and secondary rectifiers, leading to improvement 
of transformer copper window utilization and conversion efficiency. Moreover, 
primary-side control of this topology can eliminate control isolation, resulting in further 
reduction in cost and complexity. In addition, ZVS can be achieved for both switches with 
low switch voltage stress and EMI noise. 
Vin
+
- Vo1
Co1
Lk
S1
N
1
LM
ip
iM
is1 Io1
D1
+
-Vo2Co2
1
is2
Io2
D2
 
Figure 6.1 Conventional flyback converter with multi-outputs 
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Figure 6.2 Active-clamp flyback converter with multi-outputs 
 
 
 
 
Figure 6.3 Asymmetrical half-bridge flyback converter with multi-outputs 
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6.1 Steady-state and DC Analysis 
The proposed ZVS buck-flyback topology and its key waveforms of steady state 
operation are shown in Figure. 6.4. There are two isolated outputs: one is from primary 
capacitor C1 and the other is from the secondary capacitor Co. LM is transformer 
magnetizing inductance and Lk is the leakage inductance of the transformer. S1 and S2 are 
driven complementarily. When there is no load on the secondary-side output (Io=0), the 
converter is operating as a conventional buck converter; when no load is added at the 
primary side output (I1=0), the converter acts as an AHB flyback converter. That is why the 
converter is named as a hybrid buck-flyback converter. 
 
 
 
(a) Proposed ZVS buck-flyback topology 
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(b) Key waveforms of steady state operation  
Figure 6.4. ZVS buck-flyback converter and key operation waveforms 
6.1.1. DC Analysis 
The following assumptions are made for the steady-state dc analysis: the dead time 
between the conduction modes of two main switches S1 and S2 is neglected, the leakage 
inductance is negligible as compared with the magnetizing inductance of transformer and 
magnetizing inductor current ripple is negligible. 
1) Voltage gain:  
The voltage gains of two outputs are proportional to the duty cycle D. The 
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secondary-side output voltage gain is also affected by transformer turns ratio N. They can 
be derived from the volt-second balance of the transformer.  
For the primary side output V1:            
                1 =
in
V D
V
                           (6-1) 
For the secondary side output Vo:  
              =o
in
V D
V N
                                  (6-2) 
2) Averaged magnetizing current IM:  
The averaged magnetizing current is determined by two output load currents as well 
as transformer turns ratio N. It can be derived from the charge balance of two output 
capacitors. 
               1= + oM II I N                      (6-3) 
6.1.2. Steady-state Operation Mode Analysis 
The operation principle of the ZVS buck-flyback converter can be described by eight 
operation modes as shown in Figure 6.2. For this description of circuit operation, the 
following assumptions are made: the converter operates in steady state, leakage inductance 
Lk is much less than magnetizing inductance LM, sufficient energy is stored in Lk to 
completely discharge the junction capacitance voltage to zero and thereafter the body diode 
will carry current and the time constant of Lk and C1 is much longer than the off time of S1. 
Mode 1 [t0, t1] At t0, switch S1 is on, and S2 is off. The secondary side diode D is 
reverse biased. The converter operates in buck mode. The leakage inductance Lk and 
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magnetizing inductance LM are linearly charged by the difference voltage ( 1inV V− ) as 
shown in (6-4). 
1
( )
( ) pM k in
di t
L L V V
dt
+ ⋅ = −               (6-4) 
where ip is the primary-side current of the transformer, Vin is the input voltage and V1 is the 
primary-side output voltage. 
If considering v1 is not constant, the state equations are: 
1
( )
( ) ( )pM k in
di t
L L V v t
dt
+ ⋅ = −                           (6-5) 
1
1 1
( ) ( ) ( )p M
dv tC I i t i t
dt
⋅ + = =                 (6-6) 
Solving (6-5) and (6-6) yields: 
( )1 0 0 0 0 1 0 0 1
0
( )( ) sin ( ) ( ) cos ( )inp p
V v ti t t t i t I t t I
Z
ω ω−= ⋅ − + − ⋅ − +  
( )0 0 0 1 0 0 1
0
(1 ) sin ( ) ( ) cos ( )in p
V D t t i t I t t I
Z
ω ω⋅ −≈ ⋅ − + − ⋅ − +                   (6-7) 
( )0 0 0 1 0 0 1
0
(1 )( ) sin ( ) ( ) cos ( )inM p
V Di t t t i t I t t I
Z
ω ω⋅ −≈ ⋅ − + − ⋅ − +                  (6-8) 
( ) ( )1 1 0 0 0 0 1 0 0 0( ) ( ) cos ( ) ( ) sin ( )in in pv t V V v t t t i t I Z t tω ω= − − ⋅ − + − ⋅ ⋅ −  
( )0 0 0 1 0 0 0(1 ) cos ( ) ( ) sin ( )in in pV V D t t i t I Z t tω ω≈ − ⋅ − ⋅ − + − ⋅ ⋅ −               (6-9) 
where 0
1
1
( )M kL L C
ω = + ⋅  and 0 1
M kL LZ
C
+= . 
Mode 2 [t1, t2] Switch S1 is turned off at t1. Lk and LM start to resonate with Cds1, Cds2 
and C1. Cds1 is charged, and Cds2 discharged. Since this sub-interval is much shorter than the 
resonant period, it results in approximately linear charging and discharging characteristics. 
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The equations that define this operation mode are given in: 
1 1
( )
( ) ( ) ( )pM k in ds
di t
L L V v t v t
dt
+ ⋅ = − −             (6-10) 
1
1 1
( ) ( ) ( )p M
dv tC I i t i t
dt
⋅ + = =            (6-11) 
1 2
1 2
( ) ( ) ( ) ( )ds dsds ds p M
dv t dv tC C i t i t
dt dt
⋅ − ⋅ = =         (6-12) 
1 2( ) ( )ds ds inv t v t V+ =                            (6-13) 
where Cds1 and Cds2 are the junction capacitance of switches S1 and S2 respectively; vds1(t) 
and vds2(t) are the drain-to-source voltage of switches S1 and S2 respectively. 
Solving (6-10) ~ (6-13) yields: 
1 1 1 2
1 1 1 1 1 1
1 1 1 2
1 2
1
1 1 2
( )( ) sin ( ) ( ) cos ( )in ds dsp p
ds ds
ds ds
ds ds
V v t C Ci t t t i t I t t
Z C C C
C C I
C C C
ω ω⎛ ⎞− += − + − ⋅ ⋅ −⎜ ⎟+ +⎝ ⎠
++ ⋅+ +
1 2
1 1 1 1 1 1
1 1 1 2
1 2
1
1 1 2
(1 ) sin ( ) ( ) cos ( )in ds dsp
ds ds
ds ds
ds ds
V D C Ct t i t I t t
Z C C C
C C I
C C C
ω ω⎛ ⎞− +≈ − + − ⋅ ⋅ −⎜ ⎟+ +⎝ ⎠
++ ⋅+ +
          (6-14) 
1 2
1 1 1 1 1 1
1 1 1 2
1 2
1
1 1 2
(1 )( ) sin ( ) ( ) cos ( )in ds dsM p
ds ds
ds ds
ds ds
V D C Ci t t t i t I t t
Z C C C
C C I
C C C
ω ω⎛ ⎞− +≈ − + − ⋅ ⋅ −⎜ ⎟+ +⎝ ⎠
++ ⋅+ +
          (6-15) 
( )
1 2
1 1
1 1 1 1 1 2
1 1 1 1 1
1 1 2 1 2 1
1
1
1 1 2
( )
( ( ))( ) 1 cos ( ) sin ( )
( )
( )
ds ds
p
in ds ds
ds
ds ds ds ds
ds ds
C Ci t I
C V v t C C Cv t t t t t
C C C C C
I t t
C C C
ω ωω
+− ⋅⋅ − + += − − + ⋅ −+ + + ⋅
+ ⋅ −+ +
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( )
1 2
1 1
1 1 1 2
1 1 1 1
1 1 2 1 2 1
1
1
1 1 2
( )
(1 ) 1 cos ( ) sin ( )
( )
( )
ds ds
p
in ds ds
ds ds ds ds
ds ds
C Ci t I
C V D C C Ct t t t
C C C C C
I t t
C C C
ω ωω
+− ⋅⋅ ⋅ − + +≈ − − + ⋅ −+ + + ⋅
+ ⋅ −+ +
        (6-16) 
( )
1 2
1 1
1 1 1 2
2 1 1 1 1
1 1 2 1 2 1
1
1
1 1 2
( )
(1 )( ) 1 cos ( ) sin ( )
( )
( )
ds ds
p
in ds ds
ds in
ds ds ds ds
ds ds
C Ci t I
C V D C C Cv t V t t t t
C C C C C
I t t
C C C
ω ωω
+− ⋅⋅ ⋅ − + += − − − − ⋅ −+ + + ⋅
− ⋅ −+ +
       (6-17) 
( ) ( )
1 2
1 1
1 2 1 1 1 1 2
1 1 1 1 1
1 1 2 1 1
1
1 1 1
1 1 2
( )
( ( ))
( ) 1 cos ( ) sin ( )
( ) ( )
ds ds
p
ds ds in ds ds
ds ds
ds ds
C Ci t I
C C V v t C C Cv t t t t t
C C C C
I t t v t
C C C
ω ωω
+− ⋅+ ⋅ − + += − − + ⋅ −+ + ⋅
+ ⋅ − ++ +        (6-18) 
where ( )1 1 1 2
1
( ) //( )M k ds dsL L C C C
ω = + ⋅ +  and 1 1 1 2//( )
M k
ds ds
L LZ
C C C
+= + . 
Mode 3 [t2, t3] The voltage of Cds2 is discharged to zero at t2 , and the body diode of S2 
conducts. C1 starts to resonate with Lk and LM. S2 can be turned on under ZVS after time 
instant t2. The state equations can be written as follows: 
1
( )
( ) ( )pM k
di t
L L v t
dt
+ ⋅ = −             (6-19) 
1
1 1
( ) ( ) ( )p M
dv tC I i t i t
dt
⋅ + = =               (6-20) 
The transformer primary-side current ip can be obtained by solving (6-19) and (6-20): 
( )1 2 2 2 2 1 2 2 1
2
( )( ) sin ( ) ( ) cos ( )p p
v ti t t t i t I t t I
Z
ω ω= − ⋅ − + − ⋅ − +  
( )2 2 2 1 2 2 1
2
sin ( ) ( ) cos ( )in p
D V t t i t I t t I
Z
ω ω⋅≈ − ⋅ − + − ⋅ − +          (6-21) 
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( )2 2 2 1 2 2 1
2
( ) sin ( ) ( ) cos ( )inM p
D Vi t t t i t I t t I
Z
ω ω⋅= − ⋅ − + − ⋅ − +          (6-22) 
( )1 1 2 2 2 2 1 2 2 2( ) ( ) cos ( ) ( ) sin ( )pv t v t t t i t I Z t tω ω= ⋅ − + − ⋅ ⋅ −               (6-23) 
where 2
1
1
( )M kL L C
ω = + ⋅  and 2 1
M kL LZ
C
+= . 
Mode 4 [t3, t4] At t3, the voltage across the transformer secondary side is sufficient to 
forward bias secondary rectifier diode D. Diode D is turned on and the transformer primary 
voltage is then clamped by the secondary output capacitance to approximately NVo. Lk 
begins to resonate with C1 and Co. The converter operates in flyback mode. The equations 
describing this mode can be written as: 
1
( )
( )pk o
di t
L nV v t
dt
⋅ = −            (6-24) 
( )M
M o
di tL nV
dt
⋅ = −             (6-25) 
1
1 1
( ) ( )p
dv tC I i t
dt
⋅ + =             (6-26) 
The solutions to (6-24) ~ (6-26) are given in: 
( )1 3 3 3 3 1 3 3 1
3
( )( ) sin ( ) ( ) cos ( )op p
nV v ti t t t i t I t t I
Z
ω ω−= ⋅ − + − ⋅ − +  
( )3 1 3 3 1( ) cos ( )pi t I t t Iω≈ − ⋅ − +               (6-27) 
3 3( ) ( ) ( )oM M
M
n Vi t i t t t
L
⋅= − ⋅ −                 (6-28) 
( ) ( ) ( )1 1 3 3 3 3 3 1 3 3 1 3( ) ( ) 1 cos ( ) ( ) sin ( ) ( )o pv t nV v t t t Z i t I t t v tω ω= − ⋅ − − + ⋅ − ⋅ − +      (6-29) 
where 3
1
1
kL C
ω = ⋅  and 3 1
kLZ
C
= . 
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Mode 5 [t4, t5] At t4, S2 is turned on under ZVS. The transformer primary voltage is 
still clamped by the secondary output capacitance to approximately NVo. Lk, C1 and Co 
continue to resonate. The dynamic equations are the same as (6-24) ~ (6-26), and the 
currents and voltage can be given: 
( )1 4 3 4 4 1 3 4 1
3
( )( ) sin ( ) ( ) cos ( )op p
nV v ti t t t i t I t t I
Z
ω ω−= ⋅ − + − ⋅ − +  
( )4 1 3 4 1( ) cos ( )pi t I t t Iω≈ − ⋅ − +                     (6-30) 
4 4( ) ( ) ( )oM M
M
n Vi t i t t t
L
⋅= − ⋅ −                 (6-31) 
( ) ( ) ( )1 1 4 3 4 3 4 1 3 4 1 4( ) ( ) 1 cos ( ) ( ) sin ( ) ( )o pv t nV v t t t Z i t I t t v tω ω= − ⋅ − − + ⋅ − ⋅ − +      (6-32) 
Mode 6 [t5, t6] Switch S2 is turned off at t5. Cds1 is charged and Cds2 discharged by Lk in 
resonant manner. Since this sub-interval is much shorter than the resonant period, it results 
in approximately linear charging and discharging characteristics. The transformer primary 
voltage remains clamped at NVo. The equations that define this mode are: 
1 1
( )
( ) ( )pk in o ds
di t
L V n V v t v t
dt
⋅ = + ⋅ − −          (6-33) 
( )M
M o
di tL nV
dt
⋅ = −              (6-34) 
1
1 1
( ) ( )p
dv tC I i t
dt
⋅ + =               (6-35) 
1 2
1 2
( ) ( ) ( ) ( )ds dsds ds p M
dv t dv tC C i t i t
dt dt
⋅ − ⋅ = =           (6-36) 
1 2( ) ( )ds ds inv t v t V+ =                           (6-37) 
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Solving the above equations yields: 
1 5 1 2 1 2
5 5 5 1 5 5 1
5 1 1 2 1 1 2
( )( ) sin ( ) ( ) cos ( )o ds ds ds dsp p
ds ds ds ds
n V v t C C C Ci t t t i t I t t I
Z C C C C C C
ω ω⎛ ⎞⋅ − + += − + − ⋅ ⋅ − + ⋅⎜ ⎟+ + + +⎝ ⎠
   
1 2 1 2
5 1 5 5 1
1 1 2 1 1 2
( ) cos ( )ds ds ds dsp
ds ds ds ds
C C C Ci t I t t I
C C C C C C
ω⎛ ⎞+ +≈ − ⋅ ⋅ − + ⋅⎜ ⎟+ + + +⎝ ⎠           (6-38) 
5 5( ) ( ) ( )oM M
M
n Vi t i t t t
L
⋅= − ⋅ −                (6-39) 
( )
1 2
5 1
1 1 5 1 1 2
1 5 5 5 5
1 1 2 1 2 5
1
5
1 1 2
( )
( ( ))( ) 1 cos ( ) sin ( )
( )
( )
ds ds
p
o ds ds
ds
ds ds ds ds
in
ds ds
C Ci t I
C n V v t C C Cv t t t t t
C C C C C
I t t V
C C C
ω ωω
+− ⋅⋅ ⋅ − + += − − + ⋅ −+ + + ⋅
+ ⋅ − ++ +
1 2
5 1
1 1 2 1
5 5 5
1 2 5 1 1 2
( )
sin ( ) ( )
( )
ds ds
p
ds ds
in
ds ds ds ds
C Ci t I
C C C It t t t V
C C C C C
ωω
+− ⋅+ +≈ ⋅ − + ⋅ − ++ ⋅ + +     (6-40) 
1 2
1 5
1 1 2 1
2 5 5 5
1 2 5 1 1 2
( )
( ) sin ( ) ( )
( )
ds ds
p
ds ds
ds
ds ds ds ds
C C I i t
C C C Iv t t t t t
C C C C C
ωω
+ ⋅ −+ +≈ ⋅ − − ⋅ −+ ⋅ + +      (6-41) 
 
( )1 2 1 51 5 5
1 1 2
1 2
5 1
1 1 2 1
5 5 5 1 5
1 5 1 1 2
( ) ( ( ))( ) 1 cos ( )
( )
sin ( ) ( ) ( )
ds ds o
c
ds ds
ds ds
p
ds ds
ds ds
C C n V v tv t t t
C C C
C Ci t I
C C C It t t t v t
C C C C
ω
ωω
+ ⋅ ⋅ −= − −+ +
+− ⋅+ ++ ⋅ − + ⋅ − +⋅ + +
      (6-42) 
where ( )5 1 1 2
1
//( )k ds dsL C C C
ω = ⋅ +  and 5 1 1 2//( )
k
ds ds
LZ
C C C
= + . 
Mode 7 [t6, t7] The voltage of Cds1 is discharged to zero at t6 , and S1’s body diode 
begins to conduct. C1 starts to resonate with Lk. S1 can be turned on under ZVS after time 
instant t6. The voltage across Lk is clamped to approximately (Vin +NVo-V1), while the 
transformer primary voltage is still clamped at NVo. The state equations can be written as: 
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1
( )
( )pk in o
di t
L V nV v t
dt
⋅ = + −            (6-43) 
( )M
M o
di tL nV
dt
⋅ = −              (6-44) 
1
1 1
( ) ( )p
dv tC I i t
dt
⋅ + =              (6-45) 
Solving (6-43) ~ (6-45) yields: 
( )1 6 3 6 6 1 3 6 1
3
( )( ) sin ( ) ( ) cos ( )in op p
V nV v ti t t t i t I t t I
Z
ω ω+ −= ⋅ − + − ⋅ − +
( )3 6 6 1 3 6 1
3
sin ( ) ( ) cos ( )in p
V t t i t I t t I
Z
ω ω≈ ⋅ − + − ⋅ − +            (6-46) 
6 6( ) ( ) ( )oM M
M
n Vi t i t t t
L
⋅= − ⋅ −                 (6-47) 
( )( )
( )
1 1 6 3 6
3 6 1 3 6 1 6
( ) ( ) 1 cos ( )
( ) sin ( ) ( )
in o
p
v t V nV v t t t
Z i t I t t v t
ω
ω
= + − − −
+ ⋅ − ⋅ − +              (6-48) 
Mode 8 [t7, t8] Under the assumptions made above, S1 is turned on under ZVS at t7. At 
t8, the magnetizing current iM is equal to the primary side current ip and diode D is reverse 
biased. Lk and LM are linearly charged again by input voltage Vin, and a new switching cycle 
starts.  
This mode has the same state equations as Mode 7, and the currents and voltage can be 
solved: 
( )1 7 3 7 7 1 3 7 1
3
( )( ) sin ( ) ( ) cos ( )in op p
V nV v ti t t t i t I t t I
Z
ω ω+ −= ⋅ − + − ⋅ − +  
( )3 7 7 1 3 7 1
3
sin ( ) ( ) cos ( )in p
V t t i t I t t I
Z
ω ω≈ ⋅ − + − ⋅ − +            (6-49) 
7 7( ) ( ) ( )oM M
M
n Vi t i t t t
L
⋅= − ⋅ −                 (6-50) 
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( )( )
( )
1 1 7 3 7
3 7 1 3 7 1 7
( ) ( ) 1 cos ( )
( ) sin ( ) ( )
in o
p
v t V nV v t t t
Z i t I t t v t
ω
ω
= + − − −
+ ⋅ − ⋅ − +                 (6-51) 
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<Mode 5> 
 
 
 
<Mode 6> 
 125
 
 
<Mode 7> 
 
 
 
<Mode 8> 
Figure 6.5. Operation modes 
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6.2 Average State-space Model of the Proposed Topology  
By applying the averaged state-space modeling method [83-85], the state-state dc 
solutions are presented for the design guidelines of the topology.  
Before deriving the averaged state-space model, the following assumptions are made: 
both loads are assumed as constant current sources; the transformer leakage inductance is 
neglected, the transformer magnetizing inductance LM is referred to the primary-side, and 
the converter operates in CCM mode due to synchronous rectification. RS1, RS2 are the 
on-resistance of the switches S1 and S2 respectively; RD is the total dc resistance of 
transformer secondary-side windings and secondary rectifier D; Rt is the dc resistance of 
the transformer primary-side windings, R1 and Ro are the ESR (Equivalent Series Resistance) 
of the output capacitors C1 and Co respectively.  
There are two typical operation modes: buck mode and flyback mode. For each 
operation mode shown in Figure 6.6, there is a set of corresponding linear state space 
equations to represent it. There are two sets of state space equations as expressed in (6-52), 
where x  is the vector of state variables, u is the vector of independent sources that include 
input voltage and output current sources; A1, B1, A2 and B2 are respective system matrices 
for each of the two switched networks in Figure 6.6.  
( 1,2)m mx A x B u m
• = + =                   (6-52) 
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i) Buck mode, [to, to + DT] 
 
ii) Flyback mode, [to + DT, to + T] 
Figure 6.6 Equivalent circuits of typical operation modes 
 
The state-space variables are defined as follows:  
[ ]1= TM c cox i v v ; 
1
T
c coM dv dvdix
dt dt dt
• ⎡ ⎤= ⎢ ⎥⎣ ⎦ ;  
[ ]1 Tin ou V I I=                        (6-53) 
     The key concept in averaging the state-space model is the replacement of the above 
three sets of state-space equations by a single equivalent set [83-85]: 
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                         x Ax Bu
• = +                           (6-54)               
where the equivalent matrices are defined by 
1 2(1 )A dA d A= + − ,  
1 2(1 )B dB d B= + −                                                  (6-55)               
where, A1, B1 are state-space matrices of buck mode ; A2 and B2 are state-space matrices of 
flyback mode; d is the duty cycle value of the switch S1. All these matrices can be derived 
from Figure 6.6 as follows: 
 
1 1
1
1
1 0
1 0 0
0 0 0
s T c
m m
R R R
L L
A
C
+ +⎡ ⎤− −⎢ ⎥⎢ ⎥⎢ ⎥= ⎢ ⎥⎢ ⎥⎢ ⎥⎢ ⎥⎣ ⎦
  
 
1
1
1
1 0
10 0
10 0
M M
o
R
L L
B
C
C
⎡ ⎤⎢ ⎥⎢ ⎥⎢ ⎥= −⎢ ⎥⎢ ⎥⎢ ⎥−⎢ ⎥⎣ ⎦
 
 
2 2
2 1 2 1
2
2
1 1 1
2
2 1
( ) ( ) ( ) ( )
( ) 1
( )
D co s T c D co s T c
m m m
D co
s T c
o o o
n R R R R R n R R n R R R
L L L
n R R nA
C C C
n R R R n n
C C C
⎡ ⎤⋅ + ⋅ + + ⋅ + ⋅ + +− − −⎢ ⎥⋅∆ ⋅∆ ⋅∆⎢ ⎥⎢ ⎥⋅ += −⎢ ⎥⋅∆ ⋅∆ ⋅∆⎢ ⎥⎢ ⎥⋅ + +⎢ ⎥−⋅∆ ⋅∆ ⋅∆⎢ ⎥⎣ ⎦
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2
1 2 1
1
1
1 1
2
2 1 1
( ) ( )0
0
( )0
c D co co s T c
m m
c co
s T c c co
o o o
n R R R n R R R R
L L
R n RB
C C
n R R R n R n R
C C C
⎡ ⎤⋅ ⋅ + ⋅ ⋅ + +−⎢ ⎥⋅∆ ⋅∆⎢ ⎥⎢ ⎥∆− ⋅= − −⎢ ⎥⋅∆ ⋅∆⎢ ⎥⎢ ⎥⋅ + + ⋅ ∆− ⋅⎢ ⎥− −⋅∆ ⋅∆ ⋅∆⎢ ⎥⎣ ⎦
 
 
where 2 2 1( )D co s T cn R R R R R∆ = ⋅ + + + +  
The steady-state solution, with dc values indicated by capital letters, is obtained by 
setting 0,x
• =  
1X A BU−= −                   (6-56) 
Through (6-52) ~ (6-56), the steady-state dc quiescent points can be derived and the 
dc solutions are: 
1
o
M
II I
N
= +                      (6-57) 
( )( ) 1 21 1 2 1 ( )1 s sin s s t oD R RV DV DR D R R I IN−= − + − + ⋅ − ⋅            (6-58) 
( )
2 2
1 2 1 2
1 2
( ) ( )
1
in s s D o s t
o o
DV D R R N R D N R R R RV I I
N N N D
− + + + += − ⋅ − ⋅−         (6-59) 
where Io and I1 are the two converter output loads; D is the steady-state duty cycle values of 
d.  
It is noted in (6-58) and (6-59) that two load currents both have effect on output 
voltage regulation, and it will be discussed in detail in the design consideration part. In the 
ideal converter where non-ideality is not considered, (6-58) ~ (6-59) agree well with dc 
analysis results shown in (6-1) ~ (6-3). 
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6.3 Features and Design Considerations 
6.3.1. Main Features 
The proposed ZVS buck-flyback dc-dc converter can provide two isolated outputs 
without additional winding and secondary rectifiers as traditional multi-output flyback 
converters and other newly proposed flyback derived topologies with the multi-outputs 
aforementioned. It’s suitable for applications where tight regulation is not required for the 
secondary-side output voltage. From the perspective of energy process path, the primary 
output power consists of two parts. One is directly delivered from the input (buck mode); 
the other is coming from the magnetizing energy (flyback mode). Compared with 
multi-output flyback converter where all the output power is processed through 
magnetizing energy, this scheme is more efficient. Therefore, the efficiency of this 
converter will be higher than that of the AHB flyback converter with multi-outputs.  
Moreover, the second output can be provided without extra winding and diode 
rectifier compared to conventional multi-output flyback converter. Elimination of diode 
rectifier before output voltage will increase efficiency dramatically for low voltage 
applications. As a result, system cost and complexity are also reduced. In addition, 
primary-side control of this topology can eliminate control isolation, resulting in further 
reduction in cost and complexity.  
Lastly, ZVS can be achieved for both switches, leading to low EMI noise and 
ringing loss, which allows this topology to work in high switching frequency operation. 
The voltage stress of two main switches is equal to input voltage, lower than that of 
conventional flyback, resonant flyback and active-clamped flyback converters.   
The proposed ZVS buck-flyback dc-dc converter is a good candidate topology for 
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standalone power supply requiring multiple outputs.  
6.3.2. Design Considerations 
1) Transformer magnetizing inductance:  
The introduction of an additional output at the primary side only increases the dc 
bias of the transformer magnetizing inductor current as shown in (6-3), so the magnetizing 
inductance can be designed using the same method as that for traditional CCM flyback 
converters. 
2) Power switches:  
The voltage stress of two main switches S1 and S2 is the same, and is equal to the 
input voltage after neglecting the forward voltage of a MOSFET’s body diode: 
                  
1 2
MAX MAX
s s inV V V= =                              (6-60) 
Assuming Mode 7 is so short to be neglected, the peak current value of switch S1 is: 
               
1
0
, , 1
(1 )
2
⋅ − ⋅= ≈ + + ⋅ ⋅
in
s peak p peak
s M
I D D VI I I
N f L
               (6-61) 
The approximate value of switch S1 rms current can be evaluated as follows: 
            
1
22
0
, 1
(1 )1
3 2
⎛ ⎞⋅ − ⋅⎛ ⎞≈ ⋅ + + ⎜ ⎟⎜ ⎟ ⋅ ⋅⎝ ⎠ ⎝ ⎠
in
s RMS
s M
I D D VI D I
N f L
             (6-62) 
In order to estimate the current rating for switch S2, the assumption has to be made 
as above, where the Lk - C1 - Co resonant period is much longer than the off time of S1. 
Under this assumption, and neglecting the short commutation modes such as Modes 2 and 
3, the S2 current waveform approximates to sawtooth waveform with a start-point equal to 
switch S1 peak current.  
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The peak current value of switch S2 is: 
                
2
0
, 1
(1 )
2
⋅ − ⋅≈ + + ⋅ ⋅
in
s peak
s M
I D D VI I
N f L
                     (6-63) 
3) Secondary rectifier:  
The voltage stress of secondary rectifier D is: 
                 MAX inD
VV
N
=                                     (6-64) 
According to the charge balance of Co, the averaged current through secondary 
rectifier is: 
                0, 1D AVE
II
D
= −                                   (6-65) 
Under the assumptions and approximations aforementioned, the diode current 
waveform approximates triangular, so the peak current of the secondary rectifier D is: 
                 0,
2
1D peak
II
D
⋅≈ −                                 (6-66) 
4) ZVS conditions:  
According to the operation mode analysis in the above section, in order to achieve 
ZVS for S2, two conditions have to be satisfied:  
(i) Energy requirement: the primary current can discharge Cds2 completely: 
                        2 2, 2
1 1( )
2 2
⋅ + ⋅ ≥ ⋅ ⋅k M p peak ds inL L I C V                (6-67) 
where , 1
(1 )
2
⋅ − ⋅≈ + + ⋅ ⋅
o in
p peak
M s
I D D VI I
N L f
 
(ii) Timing requirement: the deadtime (t2-t1) is long enough:  
Based on (16),  
 133
( )
1 2
, 1
1 1 1 2
1 1 1 1 1
1 1 2 1 2 1
1
1
1 1 2
(1 )( ) 1 cos ( ) sin ( )
( )
( )
ds ds
p peak
in ds ds
ds
ds ds ds ds
in
ds ds
C CI I
C V D C C CV t t t t t
C C C C C
I t t V
C C C
ω ωω
+− ⋅⋅ ⋅ − + +≈ − − + ⋅ −+ + + ⋅
+ ⋅ − ≥+ +
      (6-68) 
Considering 1 1( )t tω −  is small so that 1 1 1 1sin ( ) ( )t t t tω ω− = −  and 
1 1cos ( ) 1t tω − ≈  , the approximate solution to (6-68) is as follows: 
1 2
2 1
,
( )( ) ds ds in
p peak
C C Vt t
I
+ ⋅− ≥                        (6-69) 
Since (6-67) can always be met, the ZVS for switch S2 can always be achieved as 
long as deadtime between two main switches meets (6-69).  
To achieve ZVS for the switch S1, the primary current ip should at least reverse its 
direction during Mode 6, so: 
, 1
(1 )1 0
1 2
⋅ − ⋅+≈ − ⋅ − <− ⋅ ⋅
o in
p valley
M s
I D D VDI I
N D L f
               (6-70) 
The ZVS condition of S1 can be obtained by: 
         2 2, 1
1 1
2 2
⋅ ⋅ ≥ ⋅ ⋅k p valley ds inL I C V                          (6-71) 
It should be noted that ZVS operation of S1 depends not only on circuit parameters 
but also on the load conditions of two outputs. Given enough energy is stored in leakage 
inductance as (6-71), it is easier to achieve ZVS for S1 when primary-side output is in light 
load than in heavy load. 
 
5) Output voltage regulation:  
As shown in (6-58) and (6-59), two load currents both have effect on two output 
voltage regulations. As discussed, if primary-side control is applied to the proposed 
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topology, tight regulation can be achieved for primary-side output while the secondary-side 
output voltage is roughly regulated. Based on the analytic results in (6-58) and (6-59), the 
secondary-side output voltage variation range can be derived as follows with primary-side 
control:  
1
o
VV V
N
∆ = −  
( )
2 2
2 1 2
1 2
( )
1
s t D o s t
o
R R N R D N R R R RI I
N N D
+ + + + += ⋅ − ⋅−              (6-72) 
Secondary-side output can be tightly regulated with primary-side control when ∆V=0: 
( )
2 2
1 21
2
( )
1 ( )
D o s t
o s t
N R D N R R R RI
I N D R R
+ + + += − +                       (6-73) 
The closer two load current ratio 1
o
I
I
is to the result in (6-73), the better voltage 
regulation on secondary-side output can be achieved. 
 
6.4  Experimental Results 
An experimental prototype with 12V/2A for the primary-side output and 6V/2A for 
the secondary-side output was built to evaluate the proposed ZVS buck-flyback topology. 
For the prototype, MOSFET Si7456 is selected for the two main switches S1 and S2, and 
Schottky diode 30BQ040 is used for the secondary-side rectifier. A planar transformer is 
fabricated with turns ratio at 2:1, and the switching frequency is 500 KHz. The prototype is 
shown in Figure. 6.7. 
From Figure 6.8, it can be found that the secondary side output voltage is very 
stable as the primary load changes while the primary side output is tightly regulated by 
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primary-side closed-loop control. Therefore, it verifies that both two isolated outputs can be 
regulated by the primary-side control. Figure 6.9 shows the efficiency curve with the 
primary-side load change when the secondary-side load is constant at Io=2A. In Figure 6.10 
it is shown that the efficiency curve with the secondary side load change under different 
primary side load conditions. It can be observed that high efficiency is achieved with the 
proposed topology.  
In Figure 6.11, it can be observed that both switches S1 and S2 are turned on under 
ZVS. Figure 6.12 shows ZVS can still be realized for both switches under different load 
currents. ZVS waveform of switch S1 and transformer primary side current ip are shown in 
Figure. 6.13. They agree well with theoretical waveforms of steady-state analysis in Figure. 
6.4. Figures 6.11-13 validate that ZVS can be achieved for both switches under different 
load conditions.  
6.5  Conclusions 
In this chapter a novel ZVS buck-flyback topology with two isolated outputs is 
proposed. Its operation principle and steady-state analysis are discussed along with design 
considerations. The theoretical analyses and experimental results have verified that good 
regulation is achieved for two isolated outputs by primary-side control. This topology does 
not need feedback isolation and extra windings for multi-output as in the conventional 
flyback converter with multiple windings. Moreover, ZVS is achieved for both switches 
with low switch voltage stress and EMI noise. As a result, the proposed converter 
minimizes the cost and improves efficiency compared to the conventional multi-output 
flyback converter. Therefore, this topology can be a suitable candidate for many isolated 
multi-output applications. 
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Figure 6.7. Experimental prototype 
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Figure 6.8. Secondary-side output voltage vs. primary-side load change 
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Figure 6.9. Efficiency curve with constant secondary-side load 
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Figure 6.10. Efficiency curve with constant primary-side load 
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Figure 6.11. ZVS waveforms at I1=0A and Io=2A 
(Top two traces: S1 (10V/div), and bottom two traces: S2 (20V/div)) 
 
 
 
 
Figure 6.12. ZVS waveforms at I1=2A and Io=2A 
(Top two traces: S1 (10V/div), and bottom two traces: S2 (20V/div)) 
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Figure 6.13. S1 ZVS waveform and ip waveform at I1=1A and Io=2A 
(Top two traces: S1 (10V/div), and bottom trace: ip (2A/div)) 
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CHAPTER SEVEN: CONCLUSION 
7.1 Summary 
This dissertation primarily focuses on high-efficiency high-current-density dc-dc 
converter not only for state-of-the-art industry applications but also for future applications. 
For telecommunication and computer system applications, low-voltage high-current high 
efficiency isolated dc-dc converters with high power-density are demanded. Half-bridge 
dc-dc converter with current-doubler rectification is regarded as a good topology that is 
suitable for high-current low-voltage applications. There are three control schemes for this 
topology, symmetrical, asymmetrical and DCS control. In Chapter Two, unified analog and 
digital state-space models are derived, which are suitable for all three control schemes; for 
optimization and design of analog and digital compensator, analog and digital small signal 
model of this topology are developed respectively. A prototype of half bridge dc-dc 
converter with current doubler rectification is built and tested for typical telecom 
applications, and digital compensation is designed and implemented on the prototype with 
the TI DSP chip.  
Current doubler rectification technique is widely used in industry for high-current 
application and is similar to an isolated two-phase buck in term of rectification architecture. 
Therefore CDR has the same issue of current sharing as two-phase interleaved buck 
converter. Duty cycle adjustment is an effective and practical solution to current imbalance 
in non-isolated two-phase buck converter, but it has little effect on balancing the current 
distribution in the current doubler rectifier. In Chapter Three, one modified current doubler 
rectifier topology is proposed to achieve passive current sharing that is solely depending on 
duty cycle. The performance is evaluated with half bridge dc-dc converter; good current 
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sharing is achieved without additional circuitry. 
The powering requirements for on-board module in future telecom/datacom and 
computing systems are lower voltage and higher current. In Chapter Four, current tripler 
and current N-tupler rectification topologies are proposed for future high current 
applications. The proposed rectification technique features good thermal management and 
well-distributed power dissipation, simplified magnetic design and low copper loss for 
inductors and transformer due to the fact that the load current is better distributed in three 
inductors and the rms current in transformer windings is reduced. The operation principle 
and dc analysis are presented. Theoretical analysis, comparison and experimental results 
verify that the proposed rectification techniques are candidate topologies for 
secondary-side rectification in high-current isolated dc-dc converters.. 
Chapter Five discusses another major challenge in telecommunication and 
computing applications, which is the fast transient response of the converter to the 
increasing slew-rate of load current change. In isolated dc-dc converters, primary-side 
control is widely used in industry and low-speed optocoupler is commonly used for 
feedback signal. But typically optocoupler only has 10 to 30 KHz bandwidth, and therefore 
it becomes the barrier of the system transient response. Secondary-side control technique 
can eliminate the delay of optocoupler to achieve around three to four times higher the 
system bandwidth and therefore has good dynamic performance to the fast transient of 
advanced silicon loads. Active-clamp half bridge dc-dc converter with secondary-side 
control is presented and one industry standard 16th prototype is built and tested; good 
efficiency and transient response are achieved.  
A novel zero-voltage-switching buck-flyback isolated dc-dc converter with 
synchronous rectification is proposed in Chapter Six for multi-output applications. It can be 
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used not only as house-keeping power supplies and standalone power supplies requiring 
multi-outputs, but also provide solution for start-up issue for secondary-side controlled 
converter. The operation modes are analyzed quantitatively and dc analysis is discussed, 
and the design guideline is also provided. The theoretical analyses and experimental results 
have proved that the proposed converter is more cost-effective and has better efficiency 
compared to the conventional multi-output flyback converter, active-clamp flyabck and 
AHB flyback converters.  
7.2 Future Work 
For the current sharing issue in the current doubler rectifier, it is worthwhile to 
analyze with other primary-side topologies, especially with full-bridge and active-clamp 
forward where the CDR works in asymmetrical case. Some preliminary result has been 
published by author in APEC 2006. 
For the proposed current tripler rectification techniques, coupling of three output 
filer inductors has the potential to improve power density and the transient response of the 
rectifier. It will be a good contribution to find a way to fully integrated transformer and 
inductors to further improve the current-density and power-density for future high current 
applications. In addition, it will be interesting to analyze the current tripler operation in 
DCM and asymmetrical case respectively.  
The following two-phase forward rectification topology can be an option for 
high-current application and it may beat current doubler rectifier when using with 
active-clamp or asymmetrical half bridge primary-side topologies. The topology and key 
waveforms is shown in Figure 7.1. 
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Figure. 7.1. Two phase forward rectifier and its key waveforms for steady-state operation 
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